









SN74LV165B-EP JAJSPN6A - JANUARY 2023 - REVISED AUGUST 2023

SN74LV165B-EP エンハンスド製品、2V~5.5V、低ノイズ、 パラレル・ロード、8 ビット・シフト・レジスタ

1 特長

- 2V~5.5V の V_{CC} で動作
- 最大 t_{pd} 10.5ns (5V 時)
- すべてのポートで混合モード電圧動作をサポート
- Iof により部分的パワーダウン・モードでの動作をサポ
- JESD 17 準拠で 250mA 超のラッチアップ性能
- 動作時周囲温度:-55℃~+125℃
- 防衛、航空宇宙、医療アプリケーションをサポート:
 - 管理されたベースライン
 - 単一のアセンブリおよびテスト施設
 - 単一の製造施設
 - 製品ライフ・サイクルの長期化
 - 製品のトレーサビリティ

2 アプリケーション

• マイクロコントローラの入力数拡張

3 概要

SN74LV165B-EP デバイス は、 $2V\sim5.5V$ の V_{CC} で動 作するように設計された、パラレルロード(並列読み込み) 8 ビット・シフト・レジスタです。


デバイスにクロックが供給されると、データはシリアル出力 Q_H にシフトされます。各段のパラレル入力へのアクセス は、8 つの個別の直接データ入力によって提供されます。 これらのデータ入力は、シフト / ロード (SH/ $\overline{\text{LD}}$) 入力が Low レベルのときイネーブルになります。SN74LV165B-EP デバイスは、クロック禁止機能と、反転したシリアル出 力 $\overline{\mathbf{Q}}_{\mathbf{H}}$ を備えています。

このデバイスは、Ioffを使った部分的パワーダウン・アプリ ケーション用の動作が完全に規定されています。 Ioff 回路 が出力をディセーブルにするので、電源切断時にデバイ スに電流が逆流して損傷に至ることを回避できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
SN74LV165B-EP	PW (TSSOP, 16)	5mm × 6.4mm

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



論理図 (正論理)



Table of Contents

1 特長 1	8 Detailed Description1	
2 アプリケーション1	8.1 Overview1	1
3 概要1	8.2 Functional Block Diagram1	1
4 Revision History2	8.3 Feature Description1	1
5 Pin Configuration and Functions3	8.4 Device Functional Modes1	2
6 Specifications4	9 Application and Implementation1	3
6.1 Absolute Maximum Ratings4	9.1 Application Information1	3
6.2 ESD Ratings4	9.2 Typical Application1	3
6.3 Recommended Operating Conditions5	9.3 Power Supply Recommendations1	5
6.4 Thermal Information5	9.4 Layout1	6
6.5 Electrical Characteristics6	10 Device and Documentation Support1	
6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V6	10.1 Related Documentation1	7
6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 6	10.2 Receiving Notification of Documentation Updates1	
6.8 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}7$	10.3 サポート・リソース1	
6.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V8	10.4 Trademarks1	7
6.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V8	10.5 静電気放電に関する注意事項1	7
6.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V8	10.6 用語集1	7
6.12 Operating Characteristics8	11 Mechanical, Packaging, and Orderable	
6.13 Typical Characteristics9	Information1	7
7 Parameter Measurement Information10		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	Changes from Revision * (January 2023) to Revision A (August 2023)	Page
•	データシートのステータスを以下のように変更:「事前情報」から 「量産データ」へ	1

Product Folder Links: SN74LV165B-EP



5 Pin Configuration and Functions




図 5-1. SN74LV165B-EP PW Package, 16-Pin TSSOP (Top View)

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	I TPE	DESCRIPTION
A	11	I	Serial input A
В	12	I	Serial input B
С	13	I	Serial input C
CLK	2	I	Storage clock
CLK INH	15	I	Storage clock
D	14	I	Serial input D
E	3	I	Serial input E
F	4	I	Serial input F
G	5	I	Serial input G
GND	8	_	Ground pin
Н	6	I	Serial input H
Q _H	7	0	Output H, inverted
Q _H	9	0	Output H
SH/ LD	1	I	Load Input
SER	10	1	Serial input
V _{CC}	16	_	Power pin

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-o	ff state ⁽²⁾	-0.5	7	V
Vo	Output voltage (2) (3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	, v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
\/	I link lavel in motorsky	V _{CC} = 2 V	1.5		V
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 5.5 V	V _{CC} × 0.7		V
\/	Low level input veltage	V _{CC} = 2 V		0.5	V
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 5.5 V	V	'CC × 0.3	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
	High-level output current	V _{CC} = 2 V		-50	μA
		V _{CC} = 2.3 V to 2.7 V		-2	mA
I _{OH}		V _{CC} = 3 V to 3.6 V		-6	
		V _{CC} = 4.5 V to 5.5 V		-12	
		V _{CC} = 2 V		50	μA
	Law level output ourrent	V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	-
T _A	Operating free-air temperature		-55	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

		SN74LV165B-EP	
THERMAL METRIC ⁽¹⁾		PW (TSSOP)	UNIT
		16 PINS	_
$R_{\theta JA}$	Junction-to-ambient thermal resistance	131.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	69.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	75.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	21.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	75.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted).

	PARAMETER	V _{cc}	MIN	TYP MA	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		
\ <u>\</u>	$I_{OH} = -2 \text{ mA}$	2.3 V	2		
V _{OH}	I _{OH} = -6 mA	3 V	2.48		v
	I _{OH} = -12 mA	4.5 V	3.8		
	I _{OL} = 50 μA	2 V to 5.5 V		0.	1
\ <u>\</u>	I _{OL} = 2 mA	2.3 V		0.	4 V
V _{OL}	I _{OL} = 6 mA	3 V		0.4	
	I _{OL} = 12 mA	4.5 V		0.5	5
I _I	V _I = 5.5 V or GND	0 V to 5.5 V		±	1 μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	0 μΑ
I _{off}	V_I or $V_O = 0$ to 5.5 V	0 V			5 μΑ
Ci	V _I = V _{CC} or GND	3.3 V		1.7	pF

6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-1)

PARAMETER		TEST CONDITION	25°C		-55°C to 125°C		UNIT
	PARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	ONII
t _w Pulse durat	Pulso duration	CLK high or low	8.5		9		ns
	ruise duration	SH/ LD low	11		13		115
	Setup time	SH/ LD high before CLK ↑	7		8.5		ns
		SER before CLK ↑	8.5		9.5		
t _{su}		CLK INH before CLK ↑	7		7		
		Data before SH/ ID ↑	11.5		12		
		SER data after CLK ↑	-1		0		
t _h	Hold time	Parallel data after SH/ LD ↑	0		0		ns
		SH/ LD high after CLK ↑	0		0		

6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-1)

PARAMETER		TEST CONDITION	25°C		-55°C to 125°C		UNIT
	PARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	ONII
t _w Pulse duration	Pulso duration	CLK high or low	6		7		ne
	SH/ LD low	7.5	7.5 9			ns	
	Setup time	SH/ LD high before CLK ↑	5		6		
		SER before CLK ↑	5		6		
t _{su}		CLK INH before CLK ↑	5		5		ns
		Data before SH/ LD ↑	7.5		8.5		
		SER data after CLK ↑	0		0		
t _h	Hold time	Parallel data after SH/ LD ↑	0.5		0.5		ns
		SH/ ID high after CLK ↑	0		0		



6.8 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-1)

PARAMETER		TEST CONDITION	25°C		-55°C to 125°C		UNIT
	FARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	ONII
+	Pulse duration	CLK high or low	4		4		ns
t _w	ruise duration	SH/ LD low	5		6		115
	Setup time	SH/ LD high before CLK ↑	4		4		
		SER before CLK ↑	4		4		ns
t _{su}		CLK INH before CLK ↑	3.5		3.5		
		Data before SH/ LD ↑	5		5		
		SER data after CLK ↑	0.5		0.5		
t _h	Hold time	Parallel data after SH/ LD ↑	1		1		ns
		SH/ LD high after CLK ↑	0.5		0.5		




図 6-1. Typical Shift, Load, and Inhibit Sequences



6.9 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over operating free-air temperature range (unless otherwise noted), (see $\ensuremath{\boxtimes}$ 7-1)

PARAMETE	FROM	то	LOAD	25°C			- 55°	UNIT	
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MA	X
f			C _L = 15 pF	50	80		45		MHz
f _{max}			C _L = 50 pF	40	65		35		IVII IZ
	CLK	Q_H or \overline{Q}	C _L = 15 pF		12.2	19.8	1		22
t _{pd}	SH/ LD				13.1	21.5	1	2	3.5 ns
	Н				12.9	21.7	1		24
	CLK				15.3	23.3	1		26
t _{pd}	SH/ LD	Q_H or \overline{Q}	C _L = 50 pF		16.1	25.1	1		28 ns
	Н				15.9	25.3	1		28

6.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over operating free-air temperature range (unless otherwise noted), (see ⋈ 7-1)

PARAMETE	FROM	то	LOAD CAP	25°C			-55	UNIT			
R	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	TYP	MAX	ONII	
f _{max}			C _L = 15 pF	65	115		55			MHz	
'max				$C_L = 50 pF$	60	90		50			IVII IZ
	CLK	Q _H or $\overline{\mathbb{Q}}$			8.6	15.4	1		18		
t _{pd}	SH/ LD		Q_H or \overline{Q}	$C_{L} = 15 \text{ pF}$		9.1	15.8	1		18.5	ns
	Н				8.9	14.1	1		16.5		
	CLK				10.9	14.9	1		16.9		
t _{pd}	SH/ LD	Q_H or \overline{Q}	$C_L = 50 pF$		11.3	19.3	1		22	ns	
	Н				11.1	17.6	1		20		

6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted), (see \boxtimes 7-1)

PARAMETE	FROM	то	LOAD		25°C		-55°C to 125°C			UNIT	
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP	MAX	ONII	
f			C _L = 15 pF	110	165		90			MHz	
f _{max}			C _L = 50 pF	95	125		85			IVITZ	
	CLK	Q _H or $\overline{\mathbb{Q}}$			6	9.9	1		11.5		
t _{pd}	SH/ LD		C _L = 15 pF		6	9.9	1		11.5	ns	
	Н				6	9.9	1		10.5		
t _{pd}	CLK				7.7	11.9	1		13.5		
	SH/ LD	Q_H or \overline{Q}	$C_L = 50 pF$		7.7	11.9	1		13.5	ns	
	Н				7.6	11	1		12.5		

6.12 Operating Characteristics

 $T_A = 25^{\circ}C$


· A -	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
<u> </u>	Power dissipation capacitance	$C_1 = 50 \text{ pF}$	f = 10 MHz	3.3 V	36.1	- pF
Opd	rower dissipation capacitance	CL = 50 pr	1 - 10 MHZ	5 V	37.5	

Product Folder Links: SN74LV165B-EP

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

6.13 Typical Characteristics





7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_r \leq$ 3 ns, and $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS

図 7-1. Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SCES954

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

8 Detailed Description

8.1 Overview


The SN74LV165B-EP device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V V_{CC} operation.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The SN74LV165B-EP features a clock-inhibit function and a complemented serial output, \overline{Q}_H .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/ $\overline{\text{LD}}$ is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$ is held high. The parallel inputs to the register are enabled while SH/ $\overline{\text{LD}}$ is held low, independently of the levels of CLK, CLK INH, or SER.

SN74LV165B-EP is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

8.3.3 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

8.3.4 Clamp Diode Structure

☑ 8-1 shows the inputs and outputs to this device have negative clamping diodes only.

注音

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




図 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

表 8-1 and 表 8-2 list the functional modes of the SN74LV165B-EP.

INPUTS(1) **FUNCTION** SH/LD CLK **CLK INH** Χ Χ Parallel load Х Н Н No change Н Χ Н No change L 1 Shift(2) L Shift⁽²⁾

表 8-1. Operating Mode Table

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition
- (2) Shift: content of each internal register shifts towards serial output Q_H. Data at SER is shifted into the first register.

表 8-2. Output Function Table

INTERNAL RE	GISTERS(1) (2)	OUTPUTS ⁽²⁾				
A — G	Н	Q	Q			
Х	L	L	Н			
Х	Н	Н	L			

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV165B-EP is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

9.2 Typical Application




図 9-1. Input Expansion with Shift Registers

9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV165B-EP plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV165B-EP plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV165B-EP can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV165B-EP can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

注意

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV165B-EP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74LV165B-EP has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV165B-EP to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$, which will not violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

9.2.5 Application Curves




図 9-2. Application Timing Diagram

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.



9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

9.4.2 Layout Example




図 9-3. Layout Example for the SN74LV165B-EP in the PW Package

10 Device and Documentation Support

10.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Power-Up Behavior of Clocked Devices
- Texas Instruments, Introduction to Logic

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

10.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 17-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV165BMPWREP	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV165BEP	Samples
V62/23606-01XE	ACTIVE	TSSOP	PW	16	3000	TBD	Call TI	Call TI			Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Apr-2024

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated