

Order

Now



TCA9545A

参考資料

JAJSHO4D – JANUARY 2014 – REVISED NOVEMBER 2019

TCA9545A 低電圧、4 チャネル I²C/SMBus スイッチ、割り込みロジック / リセット機能付き

Technical

Documents

1 特長

- 1 対 4 の双方向変換スイッチ
- I²C バスおよび SMBus 互換
- 4つのアクティブ LOW 割り込み入力
- アクティブ LOW の割り込み出力
- アクティブ LOW のリセット入力
- 2本のアドレス・ピンにより I²C バスに最大 4 つ のデバイスを接続可能
- I²C バス経由で、任意の組み合わせのチャネルを 選択可能
- 電源オン時は、すべてのスイッチ・チャネルが選 択解除された状態
- 低い R_{ON} のスイッチ
- 1.8V、2.5V、3.3V、5Vの各電圧のバス間での電
 圧レベル変換
- 電源オン時のグリッチなし
- 活線挿抜をサポート
- 小さいスタンバイ電流
- 1.65V~5.5Vの動作電源電圧範囲
- 5.5V 許容の入力
- 0~400kHz のクロック周波数
- JESD 78 準拠で 100mA 超のラッチアップ性能
- JESD 22 を超える ESD 保護
 - 4000V、人体モデル (A114-A)
 - 1500V、デバイス帯電モデル (C101)

2 アプリケーション

Tools &

Software

- サーバー
- ルーター (テレコム・スイッチング機器)
- ファクトリ・オートメーション
- I²C スレーブ・アドレスが競合する製品 (例:複数の同じ温度センサ)

Support &

Community

20


3 概要

TCA9545A は、I²C バスで制御するクワッド双方向変換ス イッチです。SCL/SDA のアップストリーム・ペアが、4 つの ダウンストリーム・ペア (チャネル) にファンアウトされます。 プログラム可能な制御レジスタの設定により、どのような個 別の SCn/SDn チャネルでも、チャネルの組み合わせでも 選択できます。それぞれがダウンストリーム・ペアの 1 つに 対応する 4 つの割り込み入力 (INT3~INT0) を備えてい ます。1 つの割り込み出力 (INT) が 4 つの割り込み入力 の論理積として機能します。

アクティブ LOW のリセット入力 (RESET) により、 TCA9545A はダウンストリームの I²C バスの 1 つが LOW 状態に固着した状況から回復できます。RESET を LOW にすると、I²C ステート・マシンがリセットされ、すべての チャネルが選択解除されます (内部のパワー・オン・リセッ ト機能と同様)。

製品	品情	報
-1-C H		

発注型番	パッケージ	本体サイズ
TCA9545APWR	TSSOP (20)	6.5mm × 4.4mm



アプリケーション概略図





www.tij.co.jp

目次

1	特長	;1
2	アプ	リケーション1
3	概要	I1
4	改訂	'履歴2
5	概要	(続き)3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	I ² C Interface Timing Requirements7
	7.7	Switching Characteristics 8
	7.8	Interrupt and Reset Timing Requirements 8
	7.9	Typical Characteristics 9
8	Para	ameter Measurement Information 10
9	Deta	ailed Description 12
	9.1	Overview

	9.2	Functional Block Diagram	12
	9.3	Feature Description	13
	9.4	Device Functional Modes	13
	9.5	Programming	13
	9.6	Control Register	16
10	Арр	blication and Implementation	18
	10.1	Application Information	18
	10.2	Typical Application	18
11	Pov	ver Supply Recommendations	21
	11.1	Power-On Reset Requirements	21
12	Lay	out	23
	12.1	Layout Guidelines	23
	12.2	Layout Example	23
13	デバ	バイスおよびドキュメントのサポート	24
	13.1	ドキュメントの更新通知を受け取る方法	24
	13.2	サポート・リソース	24
	13.3	商標	24
	13.4	・静電気放電に関する注意事項	24
	13.5	Glossary	24
14	メカニ	ニカル、パッケージ、および注文情報	24

4 改訂履歴

Revision C (July 2019) から Revision D に変更	Page
• Changed V _{CC} = 3.3 V to V _{CC} = 2.5 V in Figure 16	
Revision B (March 2014) から Revision C に変更	Page
Moved T _{stg} to the Absolute Maximum Ratings table	
Changed the Handling Ratings table To: ESD Ratings table	
Changed the last row of column B1 From: X To: 0 in Table 1	17
Revision A (March 2014) から Revision B に変更	Page
 図表のピン名を更新 	1
2014年1月発行のものから更新	Page
 プレビュー版ドキュメントを完全版に更新 	1




5 概要(続き)

スイッチのパス・ゲートは、TCA9545A が出力する最大 HIGH 電圧を VCC ピンで制限できるように構成されています。これにより、ペアごとに異なるバス電圧を使用できるため、追加保護の必要なしに 1.8V、2.5V、3.3V のデバイスが 5V のデバイスと通信できます。外付けのプルアップ抵抗により、各チャネルに求められる電圧レベルにバスをプルアップします。すべての I/O ピンは 5.5V 許容です。



6 Pin Configuration and Functions



Pin Functions

	PIN	DECODIDION		
NO.	NAME	DESCRIPTION		
1	A0	Address input 0. Connect directly to V _{CC} or ground.		
2	A1	Address input 1. Connect directly to V _{CC} or ground.		
3	RESET	Active-low reset input. Connect to V_{CC} or $V_{\text{DPUM}}{}^{(1)}$ through a pull-up resistor if not used.		
4	INT0	Active-low interrupt input 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor.		
5	SD0	Serial data 0. Connect to V_{DPU0} ⁽¹⁾ through a pul-up resistor.		
6	SC0	Serial clock 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor.		
7	INT1	Active-low interrupt input 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor.		
8	SD1	Serial data 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor.		
9	SC1	Serial clock 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor.		
10	GND	Ground		
11	INT2	Active-low interrupt input 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor.		
12	SD2	Serial data 2. Connect to $V_{DPU2}^{(1)}$ through a pull-up resistor.		
13	SC2	Serial clock 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor.		
14	INT3	Active-low interrupt input 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor.		
15	SD3	Serial data 3. Connect to $V_{DPU3}^{(1)}$ through a pull-up resistor.		
16	SC3	Serial clock 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor.		
17	INT	Active-low interrupt output. Connect to $V_{\text{DPUM}}^{(1)}$ through a pull-up resistor.		
18	SCL	Serial clock line. Connect to $V_{\text{DPUM}}^{(1)}$ through a pull-up resistor.		
19	SDA	Serial data line. Connect to $V_{\text{DPUM}}^{(1)}$ through a pull-up resistor.		
20	VCC	Supply power		

(1) V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the master I²C master reference voltage and V_{DPU0}-V_{DPU3} are the slave channel reference voltages.



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V
VI	Input voltage range ⁽²⁾	-0.5	7	V
l _l	Input current		±20	mA
I _O	Output current		±25	mA
	Continuous current through V _{CC}		±100	mA
	Continuous current through GND		±100	mA
P _{tot}	Total power dissipation		400	mW
T _A	Operating free-air temperature range	-40	85	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT	
V (1)	Human Body Model (HBM), ESD Stress Voltage ⁽²⁾	All Terminals		4000	V
V _{ESD} ⁽¹⁾	Charged Device Model (CDM) ESD Stress Voltage ⁽³⁾	All Terminals		1500	V

(1) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. *Terminals listed as 250 V may actually have higher performance.*

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. *Terminals listed as 250 V may actually have higher performance.*

7.3 Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Supply voltage		5.5	V
		SCL, SDA	$0.7 \times V_{CC}$	6	V
VIH	High-level input voltage	A1, A0, INT3-INT0, RESET	$0.7 \times V_{CC}$	V _{CC} + 0.5	v
V		SCL, SDA	-0.5	$0.3 \times V_{CC}$	V
V _{IL} Low-level input voltage		A1, A0, INT3-INTO, RESET	-0.5	$0.3 \times V_{CC}$	v
T _A	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

7.4 Thermal Information

		TCA9545A	
	THERMAL METRIC ⁽¹⁾	PW	UNIT
		20 TERMINALS	
θ_{JA}	Junction-to-ambient thermal resistance	115.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	48.7	
θ_{JB}	Junction-to-board thermal resistance	66.4	°C/W
ΨJT	Junction-to-top characterization parameter	6.5	
ΨЈВ	Junction-to-board characterization parameter	65.8	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

JAJSHO4D – JANUARY 2014 – REVISED NOVEMBER 2019

www.ti.com

ISTRUMENTS

ÈXAS

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{PORR}	Power-on reset v rising	oltage, VCC	No load, $V_I = V_{CC}$ or $GND^{(2)}$			1.2	1.5	V	
V _{PORF}	Power-on reset v falling ⁽³⁾	oltage, VCC	No load, $V_I = V_{CC}$ or $GND^{(2)}$		0.8	1		V	
				5 V		3.6			
				4.5 V to 5.5 V	2.6		4.5		
				3.3 V		1.9			
N/	Curitale autoutural	1		3 V to 3.6 V	1.6		2.8	V	
V _{pass}	Switch output voltage		$V_{SWin} = V_{CC}$, $I_{SWout} = -100 \ \mu A$	2.5 V		1.4		V	
				2.3 V to 2.7 V	1.0		1.8		
				1.8 V		0.8			
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	1.65 V to 1.95 V	0.5		1.1					
I _{OH}	INT		$V_{O} = V_{CC}$	1.65 V to 5.5 V			10	μA	
	SD4		V _{OL} = 0.4 V		3	7			
I _{OL}	SUA		V _{OL} = 0.6 V	1.65 V to 5.5 V	6	10	7 10 m <u>±1</u> ±1	mA	
	INT		$V_{OL} = 0.4 V$	$-100 \mu A = \begin{bmatrix} 5 \vee & 3.6 \\ 4.5 \vee to 5.5 \vee & 2.6 & 4.5 \\ 3.3 \vee & 1.9 \\ \hline 3 \vee to 3.6 \vee & 1.6 & 2.8 \\ \hline 2.5 \vee & 1.4 \\ \hline 2.3 \vee to 2.7 \vee & 1.0 & 1.8 \\ \hline 1.65 \vee to 2.7 \vee & 1.0 & 1.8 \\ \hline 1.65 \vee to 5.5 \vee & 0.5 & 1.1 \\ \hline 1.65 \vee to 5.5 \vee & 10 \\ \hline 3 & 7 \\ \hline 1.65 \vee to 5.5 \vee & 6 & 10 \\ \hline 3 & 7 \\ \hline 1.65 \vee to 5.5 \vee & 6 & 10 \\ \hline 1 & 1.65 \vee to 5.5 \vee & 10 \\ \hline 1 & 1.65 \vee to 5.5 \vee & 10 \\ \hline 1 & 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee to 5.5 \vee & 11 \\ \hline 1.65 \vee & 50 \\ \hline 3.6 \vee & 20 \\ \hline 2.7 \vee & 11 \\ \hline 1.65 \vee & 50 \\ \hline 3.6 \vee & 20 \\ \hline 2.7 \vee & 11 \\ \hline 1.65 \vee & 2 \\ \hline 3.6 \vee & 14 \\ \hline 2.7 \vee & 5 \\ \hline 1.65 \vee & 2 \\ \hline 1.65 \vee & 2 \\ \hline 1.65 \vee & 1.6 \\ \hline 2 \\ \hline 3.6 \vee & 1.0 \\ \hline 1.3 \\ \hline 2.7 \vee & 0.7 \\ \hline 1.1 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 0.5 \vee & 1.1 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 0.5 \vee & 1.1 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 0.5 \vee & 1.1 \\ \hline 1.65 \vee & 0.4 \\ \hline 0.55 \\ \hline 0.5 \vee & 1.6 \\ \hline 0 \\ 0 \\$					
	SCL, SDA						±1		
	SC3-SC0, SD3-SD0		_	1.65 V to 5.5 V			±1		
I _I	A1, A0		$V_{I} = V_{CC} \text{ or } GND^{(2)}$				±1	μA	
	INT3-INT0		_				±1		
	RESET		_				±1		
	$ \text{Operating mode} \begin{array}{ c c c c } \hline f_{SCL} = 400 \text{ kHz} & \begin{matrix} V_{I} = V_{CC} \text{ or } \text{GND}^{(2)} \\ I_{O} = 0 \\ t_{r,max} = 300 \text{ ns} \end{matrix} & \begin{matrix} 3.6 \text{ V} & 20 \\ \hline 2.7 \text{ V} & 11 \\ \hline 1.65 \text{ V} & 6 \\ \hline 1.65 \text{ V} & 6 \\ \hline 5.5 \text{ V} & 35 \\ \hline 3.6 \text{ V} & 14 \\ \hline 0 = 0 \\ t_{r,max} = 1 \mu \text{ s} \end{matrix} & \begin{matrix} V_{I} = V_{CC} \text{ or } \text{GND}^{(2)} \\ I_{O} = 0 \\ t_{r,max} = 1 \mu \text{ s} \end{matrix} & \begin{matrix} 3.6 \text{ V} & 20 \\ \hline 2.7 \text{ V} & 11 \\ \hline 1.65 \text{ V} & 6 \\ \hline 5.5 \text{ V} & 35 \\ \hline 3.6 \text{ V} & 14 \\ \hline 2.7 \text{ V} & 5 \\ \end{matrix}$	mode		5.5 V		50			
			$V_1 = V_{CC}$ or $GND^{(2)}$	3.6 V		20]	
			$I_0 = 0$ $I_{r,max} = 300 \text{ ns}$	2.7 V		11		-	
			1,1104	1.65 V		6			
				5.5 V		35			
			$V_1 = V_{CC}$ or $GND^{(2)}$	3.6 V		14			
			1,1100	1.65 V		2		^	
I _{CC}			5.5 V		1.6	2	μA		
				3.6 V		1.0	1.3	1	
		Low inputs	$V_{I} = GND^{(2)} \qquad I_{O} = 0$	2.7 V		0.7	1.1		
				1.65 V		0.4	0.55	1	
	Standby mode			5.5 V		1.6	2		
		L Pala Samura		3.6 V		1.0	1.3	-	
		High inputs	$V_{I} = V_{CC} \qquad I_{O} = 0$	2.7 V		0.7	1.1		
				1.65 V		0.4	0.55		
			One $\overline{INT3}$ – $\overline{INT0}$ input at 0.6 V, Other inputs at V _{CC} or GND ⁽²⁾			3	20		
41	Supply-current	INT3-INT0	One $\overline{\text{INT3}}$ – $\overline{\text{INT0}}$ input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND ⁽²⁾	1.65 V to 5.5 V		3	20	^	
∆l _{CC}	change	SCL, SDA	SCL or SDA input at 0.6 V, Other inputs at V_{CC} or GND ⁽²⁾	1.00 V 10 0.0 V		2	15	μA	
		JUL, JUA	SCL or SDA input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND ⁽²⁾			2	15		

Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS		MIN T	'YP ⁽¹⁾	MAX	UNIT
	A1, A0		$V_{I} = V_{CC} \text{ or } GND^{(2)}$			4.5	6	
Ci	INT3-INT0	$V_I = V_{CC}$ or GN				4.5	6	pF
	RESET					4.5	5.5	
C _{io(OFF)} ⁽⁴⁾	SCL, SDA	$V_{I} = V_{CC}$ or	$= V_{CC} \text{ or } Switch OFF$	1.65 V to 5.5 V		15	19	~ F
	SC3-SC0, SD3-SD0	GND ⁽²⁾		1.05 V 10 5.5 V		6	8	pF
	0.11	V 04V	V I _O = 15 mA	4.5 V to 5.5 V	4	10	16	
Р		V _O = 0.4 V		3 V to 3.6 V	5	13	20	Ω
R _{ON}	Switch on-state resistance	$\gamma = 0.4 \gamma$	$1 - 10 m^{10}$	2.3 V to 2.7 V	7	16	45	17
		$v_0 = 0.4 v$	$V_{O} = 0.4 V$ $I_{O} = 10 mA$	1.65 V to 1.95 V	10	25	70	

over recommended operating free-air temperature range (unless otherwise noted)

(4) C_{io(ON)} depends on the device capacitance and load that is downstream from the device.

7.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

			STANDARD I ² C BU		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency			100		400	kHz
t _{sch}	I ² C clock high time		4		0.6		μS
t _{scl}	I ² C clock low time		4.7		1.3		μS
t _{sp}	I ² C spike time			50		50	ns
t _{sds}	I ² C serial-data setup time		250		100		ns
t _{sdh}	I ² C serial-data hold time		0 ⁽¹⁾		0 ⁽¹⁾		μS
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽²⁾	300	ns
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽²⁾	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	20 + 0.1C _b ⁽²⁾	300	ns
t _{buf}	I ² C bus free time between stop an	d start	4.7		1.3		μS
t _{sts}	I ² C start or repeated start condition	n setup	4.7		0.6		μS
t _{sth}	I ² C start or repeated start condition	n hold	4		0.6		μS
t _{sps}	I ² C stop condition setup		4		0.6		μS
t _{vdL(Data)}	Valid-data time (high to low) $^{(3)}$	SCL low to SDA output low valid		1		1	μS
t _{vdH(Data)}	Valid-data time (low to high) $^{(3)}$	SCL low to SDA output high valid		0.6		0.6	μS
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μS
Cb	I ² C bus capacitive load			400		400	pF

(1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V_{IH} min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

(2) $C_b = total bus capacitance of one bus line in pF$

(3) Data taken using a 1-k Ω pullup resistor and 50-pF load (see Figure 5)

JAJSHO4D-JANUARY 2014-REVISED NOVEMBER 2019

EXAS

7.7 Switching Characteristics

over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see Figure 7)

	PARAMETI	ER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT	
t (1) Propagation delay time		R_{ON} = 20 Ω , C_L = 15 pF	SDA or SCL	SDn or SCn	0.3		
t _{pd} ⁽¹⁾	Propagation delay time	R_{ON} = 20 Ω , C_L = 50 pF	SDA OF SCL	301 01 301	1	ns	
t _{iv}	Interrupt valid time ⁽²⁾		INTn	INT	4	μs	
t _{ir}	Interrupt reset delay time ⁽²⁾		INTn	INT	2	μs	

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) Data taken using a 4.7-k Ω pullup resistor and 100-pF load (see Figure 7)

7.8 Interrupt and Reset Timing Requirements


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7)

	PARAMETER	MIN	MAX	UNIT
t _{PWRL}	Low-level pulse duration rejection of INTn inputs	1		μs
t _{PWRH}	High-level pulse duration rejection of INTn inputs	0.5		μs
t _{WL}	Pulse duration, RESET low	6		ns
t _{rst} ⁽¹⁾	RESET time (SDA clear)		500	ns
t _{REC(STA)}	Recovery time from RESET to start	0		ns

(1) t_{rst} is the propagation delay measured from the time the RESET terminal is first asserted low to the time the SDA terminal is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.



7.9 Typical Characteristics




TCA9545A JAJSHO4D – JANUARY 2014 – REVISED NOVEMBER 2019

www.ti.com


NSTRUMENTS

FEXAS


8 Parameter Measurement Information



I²C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I^2C address + R/W
2	Control register data



VOLTAGE WAVEFORMS


- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω, t_r/t_f = 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 5. I²C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



Start ACK or Read Cycle SCL SDA 30% t_{rst} RESET 50% t_{REC} tw∟ Figure 6. Reset Timing V_{CC} $R_L = 4.7 \text{ k}\Omega$ INT DUT C_L = 100 pF (See Note A) hINTERRUPT LOAD CONFIGURATION INTn INTn $\textbf{0.5}\times \textbf{V}_{\textbf{CC}}$ (input) - 0.5 \times V_{CC} (input) t_{iv} – ┢ INT INT $0.5 \times V_{CC}$ $\textbf{0.5}\times\textbf{V}_{\textbf{CC}}$ (output) (output) VOLTAGE WAVEFORMS (tiv) VOLTAGE WAVEFORMS (tir)

Parameter Measurement Information (continued)



B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r/t_f = 30$ ns.

Figure 7. Interrupt Load Circuit and Voltage Waveforms



9 Detailed Description


9.1 Overview

The TCA9545A is a 4-channel, bidirectional translating I²C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels. The TCA9545A also supports interrupt signals in order for the master to detect an interrupt on the INT output terminal that can result from any of the slave devices connected to the INT3-INT0 input terminals.

The device offers an active-low $\overrightarrow{\text{RESET}}$ input which resets the state machine and allows the TCA9545A to recover should one of the downstream I²C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V_{CC}, also known as a power-on reset (POR). Both the $\overrightarrow{\text{RESET}}$ function and a POR will cause all channels to be deselected.

The connections of the I²C data path are controlled by the same I²C master device that is switched to communicate with multiple I²C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 terminals), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts.

The TCA9545A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



9.2 Functional Block Diagram



9.3 Feature Description

The TCA9545A is a 4-channel, bidirectional translating switch for I^2C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9545A features I^2C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I^2C data flow. The TCA9545A also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the I^2C bus can also be achieved using the TCA9545A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I^2C bus enters a fault state, the TCA9545A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

9.4 Device Functional Modes

9.4.1 RESET Input

The $\overline{\text{RESET}}$ input can be used to recover the TCA9545A from a bus-fault condition. The registers and the I²C state machine within this device initialize to their default states if this signal is asserted low for a minimum of t_{WL}. All channels also are deselected in this case. RESET must be connected to V_{CC} through a pull-up resistor.

9.4.2 Power-On Reset

When power is applied to VCC, an internal power-on reset holds the TCA9545A in a reset condition until V_{CC} has reached V_{PORR} . At this point, the reset condition is released and the TCA9545A registers and I²C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below at least V_{PORF} to reset the device.

9.5 Programming

9.5.1 I²C Interface

The I²C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 8).




Figure 8. Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 9).



Programming (continued)




Figure 9. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 10).




Figure 10. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 11). Setup and hold times must be taken into account.



TCA9545A JAJSHO4D – JANUARY 2014 – REVISED NOVEMBER 2019

www.ti.com





Figure 11. Acknowledgment on the I²C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the TCA9545A control register using the write mode shown in Figure 12.



Data is read from the TCA9545A control register using the read mode shown in Figure 13.




Figure 13. Read Control Register

9.6 Control Register

9.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the TCA9545A is shown in Figure 14. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address terminals, and they must be pulled high or low.





Figure 14. TCA9545A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

9.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TCA9545A, which is stored in the control register (see Figure 15). If multiple bytes are received by the TCA9545A, it saves the last byte received. This register can be written and read via the I²C bus.





9.6.3 Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). After the TCA9545A has been addressed, the control register is written. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.



Control Register (continued)

Table 1. Control Register W	ite (Channel Selection)	. Control Register Read	(Channel Status) ⁽¹⁾
			(onamor otatao)

INT3	INT2	INT1	INTO	B3	B2	B1	B0	COMMAND		
V	V	V	v	V	V	V	0	Channel 0 disabled		
Х	Х	Х	Х	Х	Х	Х	1	Channel 0 enabled		
х	х	x	х	× ×	x	0	- x	Channel 1 disabled		
~	^	^	^	Х	^	1	^	Channel 1 enabled		
V	v	V	V	v	V	0	V	V	Channel 2 disabled	
Х	Х	Х	Х	Х	1	Х	Х	Channel 2 enabled		
V	×	V	v	0	V	х	V	Channel 3 disabled		
Х	Х	Х	Х	1	X	X	Х	Channel 3 enabled		
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state		

(1) Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 are 2 and enabled. Care should be taken not to exceed the maximum bus capacity.

9.6.4 Interrupt Handling

The TCA9545A provides four interrupt inputs (one for each channel) and one open-drain interrupt output (see Table 2). When an interrupt is generated by any device, it is detected by the TCA9545A and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register.

Bits 4–7 of the control register correspond to channels 0–3 of the TCA9545A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master then can address the TCA9545A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master then can reconfigure the TCA9545A to select this channel and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V_{CC}.

INT3	INT2	INT1	INTO	B3	B2	B1	B0	COMMAND
x	v	v	0	Y	v	V	v	No interrupt on channel 0
^	^	X	1	^	^	Х	Х	Interrupt on channel 0
×	v	0	v	V	v	V	v	No interrupt on channel 1
X	^	1	Х	^	^	^	Х	Interrupt on channel 1
×	0	v	V	V	×	V	V	No interrupt on channel 2
X	1	Х	Х	Х	X	Х	Х	Interrupt on channel 2
0	v	v	v	V	v	V	v	No interrupt on channel 3
1		X	Х	Х	X	X	Х	Interrupt on channel 3

Table 2. Control Register Read (Interrupt)⁽¹⁾

(1) Several interrupts can be active at the same time. For example, $\overline{INT3} = 0$, $\overline{INT2} = 1$, $\overline{INT1} = 1$, $\overline{INT0} = 0$ means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.

TEXAS INSTRUMENTS

www.ti.com

10 Application and Implementation

10.1 Application Information

Applications of the TCA9545A will contain an I^2C (or SMBus) master device and up to four I^2C slave devices. The downstream channels are ideally used to resolve I^2C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I^2C master can move on and read the next channel.

In an application where the I²C bus will contain many additional slave devices that do not result in I²C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See Design Requirements and Detailed Design Procedure).

10.2 Typical Application

A typical application of the TCA9545A will contain anywhere from 1 to 5 separate data pull-up voltages, V_{DPUX} , one for the master device (V_{DPUM}) and one for each of the selectable slave channels ($V_{DPU0} - V_{DPU3}$). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage, $V_{pass} = V_{DPUX}$. Once the maximum V_{pass} is known, V_{cc} can be selected easily using Figure 17. In an application where voltage translation is necessary, additional design requirements must be considered (See Design Requirements).

Figure 16 shows an application in which the TCA9545A can be used.




Figure 16. TCA9545A Typical Application Schematic



Typical Application (continued)

10.2.1 Design Requirements

The pull-up resistors on the INT3-INT0 terminals in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The A0 and A1 terminals are hardware selectable to control the slave address of the TCA9545A. These terminals may be tied directly to GND or V_{CC} in the application.

If multiple slave channels will be activated simultaneously in the application, then the total I_{OL} from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors, R_p .

The pass-gate transistors of the TCA9545A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I^2C bus to another.

Figure 17 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the Electrical Characteristics section of this data sheet). In order for the TCA9545A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 17, V_{pass(max)} is 2.7 V when the TCA9545A supply voltage is 4 V or lower, so the TCA9545A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 16).

10.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, R_p , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX} , $V_{OL.(max)}$, and I_{OL} :

$$\mathsf{R}_{\mathsf{p}(\mathsf{min})} = \frac{\mathsf{V}_{\mathsf{DPUX}} - \mathsf{V}_{\mathsf{OL}(\mathsf{max})}}{\mathsf{I}_{\mathsf{OL}}} \tag{1}$$

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b :

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$


The maximum bus capacitance for an I^2C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9545A, $C_{io(OFF)}$, the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)

10.2.3 TCA9545A Application Curves





11 Power Supply Recommendations

The operating power-supply voltage range of the TCA9545A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9545A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I^2C bus logic is initialized properly.

11.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9545A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 20.




Figure 20. V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}

Table 3 specifies the performance of the power-on reset feature for TCA9545A for both types of power-on reset.

	PARAMETER	MIN	TYP MAX	UNIT	
V _{CC_FT}	Fall time	See Figure 20	1	100	ms
V _{CC_RT}	Rise time	See Figure 20	0.1	100	ms
V _{CC_TRR}	Time to re-ramp (when V_{CC} drops below $V_{PORF(min)}$ – 50 mV or when V_{CC} drops to GND)	See Figure 20	40		μS
V _{CC_GH}	Level that V_{CC} can glitch down to, but not cause a functional disruption when V_{CC_GW} = 1 μs	See Figure 21		1.2	V
V _{CC_GW}	Glitch width that will not cause a functional disruption when V_{CC_GH} = 0.5 × V_{CC}	See Figure 21		10	μS
V _{PORF}	Voltage trip point of POR on falling V _{CC}	See Figure 22	0.8	1.25	V
V _{PORR}	Voltage trip point of POR on rising V_{CC}	See Figure 22	1.05	1.5	V

Table 3. Recommended Supply Sequencing And Ramp Rates⁽¹⁾

(1) All supply sequencing and ramp rate values are measured at $T_A = 25^{\circ}C$



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 21 and Table 3 provide more information on how to measure these specifications.




Figure 21. Glitch Width and Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 22 and Table 3 provide more details on this specification.




Figure 22. V_{POR}



www.tij.co.jp


12 Layout

12.1 Layout Guidelines

For PCB layout of the TCA9545A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V_{DPUM} , V_{DPU0} , V_{DPU1} , V_{DPU2} , and V_{DPU3} may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I²C bus capacitance added by PCB parasitics, data lines (SCn, SDn and INTn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).



12.2 Layout Example



www.tij.co.jp

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.2 サポート・リソース

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.3 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以下のパッケージ情報および付録は、指定されたデバイスについて利用可能な最新のデータを反映したものです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9545APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW545A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	

Device	0	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9545APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA9545APWR	TSSOP	PW	20	2000	356.0	356.0	35.0	


PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated