







TCAN1046V-Q1

JAJSG51C - SEPTEMBER 2018 - REVISED FEBRUARY 2022

TCAN1046V-Q1 車載用、フォルト保護、デュアル CAN トランシーバ

1 特長

- AEC-Q100: 車載アプリケーション認定済み
 - 温度グレード 1:-40℃~125℃、T_A
- 独立したモード制御を備えた 2 つの高速 CAN トラン
- ISO 11898-2:2016 および ISO 11898-5:2007 物理 層規格の要件に適合
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- Classical CAN のサポートと最適化された CAN FD 性能 (2、5、8Mbps)
 - 短く対称的な伝搬遅延時間によりタイミング・マージ ンを強化
 - 負荷のある CAN ネットワークでより高いデータ・レ ートを実現
- の I/O 電圧範囲は 1.7V~5.5V をサポート
 - 1.8V、2.5V、3.3V、5V のアプリケーションをサポー \vdash
- 保護機能:
 - バス・フォルト保護:±58V
 - 低電圧保護
 - TXD ドミナント・タイムアウト (DTO)
 - 最低 9.2kbps のデータ・レート
 - サーマル・シャットダウン保護 (TSD)
- 動作モード:
 - 通常モード
 - リモート・ウェイクアップ要求をサポートする、低消費 電力スタンバイ・モード
- 電源非接続時の最適化された挙動
 - バスおよびロジック端子は高インピーダンス (動作 中のバスやアプリケーションに対して無負荷)
 - 活線挿抜対応:バスおよび RXD 出力において電 源オン/オフ時のグリッチのない動作
- 接合部温度範囲:-40℃~150℃
- レシーバの同相入力電圧:**±12V**
- SOIC (14) パッケージ、自動光学検査 (AOI) 性能を 向上させたリードレス VSON (14) パッケージ (4.5mm × 3.0mm) で供給

2 アプリケーション

- 車両および輸送システム
 - 車体制御モジュール
 - 車載ゲートウェイ
 - 先進運転支援システム (ADAS)
 - インフォテインメント

3 概要


TCAN1046V-Q1 は、ISO 11898-2:2016 高速 CAN (Controller Area Network) 仕様の物理層要件を満たす デュアル高速 CAN トランシーバです。

TCAN1046V-Q1 トランシーバは Classical CAN ネットワ ークおよび最高 8 メガビット/秒 (Mbps) の CAN FD ネット ワークの両方に対応しています。 TCAN1046V-Q1 は V_{IO} 端子によるロジック・レベル変換を内蔵しているため、 1.8V、2.5V、3.3V、5V のロジック I/O に直接接続できま す。2 つの CAN チャネルは、スタンバイ・ピンによる独立 したモード制御をサポートしています。これにより、他の CAN チャネルの状態に影響を与えずに、低消費電力状 熊であるスタンバイ・モードに各トランシーバを移行できま す。TCAN1046V-Q1 は、スタンバイ・モードのとき、ISO 11898-2:2016 に定義されたウェイクアップ・パターン (WUP) によるリモート・ウェイクアップをサポートします。 TCAN1046V-Q1 トランシーバは、サーマル・シャットダウ ン (TSD)、TXD ドミナント・タイムアウト (DTO)、電源低電 圧検出、最高 ±58V のバス・フォルト保護を含む多くの保 護および診断機能も備えています。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)		
TCAN1046V-Q1	VSON (14)	4.50mm × 3.00mm		
	SOIC (14)	8.95mm × 3.91mm		

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1	8.2 Functional Block Diagram	15
2 アプリケーション		8.3 Feature Description	
3 概要		8.4 Device Functional Modes	19
4 Revision History		9 Application and Implementation	23
5 Pin Configuration and Functions		9.1 Application Information	23
6 Specifications		9.2 Typical Application	23
6.1 Absolute Maximum Ratings		9.3 System Examples	
6.2 ESD Ratings		10 Power Supply Recommendations	26
6.3 ESD Ratings - IEC Ratings		11 Layout	27
6.4 Recommended Operating Conditions		11.1 Layout Guidelines	
6.5 Thermal Characteristics		11.2 Layout Example	28
6.6 Supply Characteristics		12 Device and Documentation Support	29
6.7 Dissipation Ratings		12.1 Receiving Notification of Documentation Upda	ates <mark>29</mark>
6.8 Electrical Characteristics		12.2 サポート・リソース	29
6.9 Switching Characteristics		12.3 Trademarks	29
6.10 Typical Characteristics		12.4 Electrostatic Discharge Caution	29
7 Parameter Measurement Information		12.5 Glossary	
8 Detailed Description		13 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	29
	** * *		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (December 2019) to Revision C (February 2022)	Page
データシートから TCAN1048V-Q1 を削除	1
• TCAN104xV-Q1 をすべて TCAN1046V-Q1 に変更	1
• 「 <i>特長</i> 」に「機能安全対応」を追加	1
· Deleted nSTB1 and nSTB2 pin from the Pin Configuration and Functions and throughout this	
Changed the Test Conditions for I _{OS(SS DOM)} in the <i>Electrical Characteristics</i> table	7
Deleted the "EMC requirements:" from the Overview secton	14
• Added footnotes to 表 8-1	19
Removed section Related Links from the	29
Changes from Revision A (August 2019) to Revision B (December 2019)	Page
データシートの最初の公開リリース	1
Changed ⊠ 9-2	24
Changes from Revision * (September 2018) to Revision A (August 2019)	Page

データシートを*事前情報*から*量産データ*に変更......1

5 Pin Configuration and Functions




図 5-1. D (SOIC) Package, 14 Pin (Top View)




図 5-2. DMT (VSON) Package, 14 Pin (Top View)

表 5-1. Pin Functions

Pi	ns	T	Description	
Name	No.	Туре	Description	
TXD1	1	Digital Input	CAN transmit data input 1, integrated pull-up	
GND1	2	GND	Ground connection	
V _{CC}	3	Supply	5-V supply voltage	
RXD1	4	Digital Output	N receive data output 1, tri-state when V _{IO} < UV _{VIO}	
GND2	5	GND	Ground connection	
TXD2	6	Digital Input	CAN transmit data input 2, integrated pull-up	
RXD2	7	Digital Output	CAN receive data output 2, tri-state when V _{IO} < UV _{VIO}	
STB2	8	Digital Input	Standby input 2 for mode control, integrated pull-up	
CANL2	9	Bus IO	Low-level CAN bus 2 input or output line	
CANH2	10	Bus IO	High-level CAN bus 2 input or output line	
V _{IO}	11	Supply	IO supply voltage	
CANL1	12	Bus IO	Low-level CAN bus 1 input or output line	
CANH1	13	Bus IO	High-level CAN bus 1 input or output line	
STB1	14	Digital Input	Standby input 1 for mode control, integrated pull-up	
Thermal Pad (VSON only)	_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V _{IO}	Supply voltage I/O level shifter	-0.3	6	V
V _{BUS}	CAN Bus IO voltage CANH1, CANL1 & CANH2, CANL2	-58	58	V
V _{DIFF}	Max differential voltage between CANH1, CANL1 & CANH2, CANL2	-45	45	V
V _{Logic_Input}	Logic input terminal voltage	-0.3	6	V
V _{RXD}	RXD output terminal voltage range (V _{RXD1} , V _{RXD2})	-0.3	6	V
I _{O(RXD)}	RXD output current (I _{ORXD1} , I _{ORXD2})	-8	8	mA
TJ	Operating virtual junction temperature range	-40	150	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
V _{ESD} Elect			HBM classification level 3A for all pins	±3000	V
	Electrostatic discharge	7	HBM classification level 3B for global pins CANH & CANL	±10000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings - IEC Ratings

				VALUE	UNIT
			Pulse 1	-100	V
	ISO 7637-2 Transients immunity ⁽¹⁾		Pulse 2a		V
V_{Tran}	150 7637-2 Transients immunity(*)	CAN bus terminals (CANH1, CANL1 and CANH2, CANL2) to GND	Pulse 3a	-150	V
		0, 4, 1, 12, 0, 4, 122, 10 0, 12	Pulse 3b	-100 75 -150 100	V
	ISO 7637-3 DCC transient immunity ⁽²⁾		DCC slow transient pulse	±85	V

⁽¹⁾ Tested according to IEC 62228-3

6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IO}	Supply voltage for I/O level shifter	1.7		5.5	V
I _{OH(RXD)}	RXD terminal high level output current – I _{OH(RXD1)} & I _{OH(RXD2)}	-2			mA
I _{OL(RXD)}	RXD terminal low level output current – I _{OL(RXD1)} & I _{OL(RXD2)}			2	mA
T _A	Operating ambient temperature	-40		125	°C

Product Folder Links: TCAN1046V-Q1

⁽²⁾ All voltage values, except differential IO bus voltages, are with respect to ground terminal.

⁽²⁾ Tested according to ISO 7637-3 (2017); Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines

6.5 Thermal Characteristics

	THERMAL METRIC ⁽¹⁾	TCAN	UNIT	
	THERMAL METRIC	D (SOIC)	DMT (VSON)	ONII
R _{θJA}	Junction-to-ambient thermal resistance	70.8	34.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	33	38.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	32.9	12.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	5.9	2.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	32.5	12.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	3.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Supply Characteristics

Over recommended operating conditions with $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	$\begin{aligned} TXDx &= 0 \text{ V, } TXDy = V_{IO} \\ STB1 &= STB2 = 0 \text{ V} \\ R_L &= 60 \Omega, C_L = \text{ open} \\ See & \ensuremath{\boxtimes} 7\text{-}1 \end{aligned}$		50	77.5	mA
		One channel ⁽¹⁾	$\begin{aligned} TXDx &= 0 \text{ V, } TXDy = V_{IO} \\ STB1 &= STB2 = 0 \text{ V} \\ R_L &= 50 \Omega, C_L = \text{open} \\ See & \ensuremath{\boxtimes} 7\text{-}1 \end{aligned}$		55	87.5	mA
		Dominant	TXD1 = TXD2 = 0 V STB1 = STB2 = 0 V $R_L = 60 \Omega$, $C_L = open$ See \boxtimes 7-1		95	140	mA
	Supply current normal mode Recc Two Dom bus to CAN rece: Dom bus to CAN domi	Two channels	TXD1 = TXD2 = 0 V STB1 = STB2 = 0 V $R_L = 50 \Omega$, $C_L = open$ See $\boxed{2}$ 7-1		100	160	mA
I _{CC}		Recessive Two channels	TXD1 = TXD2 = V_{IO} STB1 = STB2 = 0 V R _L = 50 Ω, C _L = open See \boxtimes 7-1		10	15	mA
		Dominant with bus fault CANx, CANy recessive ⁽¹⁾ (2)	$\begin{split} TXDx &= 0 \text{ V, } TXDy = V_{IO} \\ STB1 &= STB2 = 0 \text{ V} \\ CANHx &= CANLx = \pm 25 \text{ V} \\ R_{Lx} &= \text{open, } R_{Ly} = 50 \Omega, C_L = \text{open} \\ \text{See} & \boxed{\mathbb{Z}} 7\text{-}1 \end{split}$		90	137.5	mA
		Dominant with bus fault CANx, CANy dominant ⁽²⁾	$\begin{split} TXD1 &= TXD2 = 0 \text{ V} \\ STB1 &= STB2 = 0 \text{ V} \\ CANHx &= CANLx = \pm 25 \text{ V} \\ R_{Lx} &= \text{open, R}_{Ly} = 50 \Omega, \text{ C}_{L} = \text{open} \\ \text{See} & \boxed{\mathbb{Z}} 7\text{-}1 \end{split}$		135	210	mA
		Dominant with bus fault CANx and CANy ⁽²⁾	$TXD1 = TXD2 = 0 V$ $STB1 = STB2 = 0 V$ $CANH1 = CANL1 = \pm 25 V$ $CANH2 = CANL2 = \pm 25 V$ $R_{Lx} = R_{Ly} = \text{open}, C_L = \text{open}$ $See $		170	260	mA
	Supply current standby mode		$\begin{aligned} &TXD1 = TXD2 = V_{IO} \\ &STB1 = STB2 = V_{IO} \\ &R_{L} = 60 \; \Omega, \; C_{L} = open \\ &See \; \boxtimes \; 7\text{-}1 \end{aligned}$		0.4	2	μА



6.6 Supply Characteristics (continued)

Over recommended operating conditions with $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	IO supply current normal mode	Dominant One channel ⁽¹⁾	TXDx = 0 V & TXDy = V _{IO} (2) STB1 = STB2 = 5 V RXD floating		150	348	μА
		Dominant Two channels	TXD1 = TXD2 = 0 V STB1 = STB2 = 5 V RXD floating		255	600	μА
lio		Recessive Two channels	$\begin{aligned} &TXD1 = TXD2 = V_{IO} \\ &STB1 = STB2 = 5\;V \\ &RXD\;floating \end{aligned}$		50	96	μА
	IO supply current standby n	$TXD1 = TXD2 = V_{IO}$ IO supply current standby mode $STB1 = STB2 = V_{IO}$ $RXD1 = RXD2 = floating$			17	27	μА
UV _{VCC}	Rising under voltage detect	ion on V _{CC} for prote	ected mode		4.2	4.4	V
UV _{VCC}	Falling under voltage detect	ion on V _{CC} for prot	ected mode	3.5	4	4.25	V
UV _{VIO}	Rising under voltage detect	ion on V _{IO}	on V _{IO}		1.56	1.65	V
UV _{VIO}	Falling under voltage detect	ion on V _{IO}		1.4	1.51	1.59	V

- (1) TXD1 and TXD2 are interchangeable for TXDx and TXDy
- (2) CAN1 and CAN2 are interchangeable for CANx and CANy

6.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Average power dissipation one channel Normal mode	$\begin{split} &V_{CC}=5~V,~V_{IO}=1.8~V,~T_{J}=27^{\circ}C,~R_{L}=60\Omega,\\ &TXD~input=250~kHz~50\%~duty~cycle~square\\ &wave,~C_{L_RXD}=15~pF \end{split}$		130		mW
P _D	Average power dissipation one channel Normal mode	$\begin{split} &V_{CC}=5~\text{V, V}_{\text{IO}}=3.3~\text{V, T}_{\text{J}}=27^{\circ}\text{C, R}_{\text{L}}=60\Omega,\\ &T\text{XD input}=250~\text{kHz}~50\%~\text{duty cycle square}\\ &\text{wave, C}_{\text{L}_{\text{RXD}}}=15~\text{pF} \end{split}$		130		mW
P _D	Average power dissipation one channel Normal mode	$\begin{aligned} &V_{\text{CC}} = 5 \; V, \; V_{\text{IO}} = 5 \; V, \; T_{\text{J}} = 27^{\circ} C, \; R_{\text{L}} = 60 \Omega, \; TXD \\ &input = 250 \; kHz \; 50\% \; duty \; cycle \; square \; wave, \\ &C_{L_RXD} = 15 \; pF \end{aligned}$		130		mW
P _D	Average power dissipation one channel Normal mode	$\begin{aligned} & V_{CC} = 5.5 \text{ V}, V_{IO} = 1.8 \text{ V}, T_{J} = 150^{\circ}\text{C}, R_{L} = 60\Omega, \\ & TXD \text{ input} = 2.5 \text{ MHz } 50\% \text{ duty cycle square} \\ & wave, C_{L_RXD} = 15 \text{ pF} \end{aligned}$		140		mW
P _D	Average power dissipation one channel Normal mode	$\begin{aligned} & V_{CC} = 5.5 \text{ V}, V_{IO} = 3.3 \text{ V}, T_{J} = 150^{\circ}\text{C}, R_{L} = 60\Omega, \\ & \text{TXD input} = 2.5 \text{ MHz } 50\% \text{ duty cycle square} \\ & \text{wave}, C_{L_RXD} = 15 \text{ pF} \end{aligned}$		140		mW
P _D	Average power dissipation one channel Normal mode	V_{CC} = 5.5 V, V_{IO} = 5 V, T_{J} = 150°C, R_{L} = 60 Ω , TXD input = 2.5 MHz 50% duty cycle square wave, $C_{L_{L}}$ = 15 pF		140		mW
T _{TSD}	Thermal shutdown temperature			192		°C
T _{TSD_HYS}	Thermal shutdown hysteresis			10		C

Product Folder Links: TCAN1046V-Q1



6.8 Electrical Characteristics

Over recommended operating conditions with $T_A = -40^{\circ}C$ to 125°C (unless otherwise noted); CAN electrical parameters apply to both channels

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver Electi	rical Characteristics						
V _{O(DOM)}	Dominant output voltage Normal mode	CANH	$TXD = 0 \text{ V, STB} = 0 \text{ V, 50 } \Omega \le R_L \le 65 \Omega,$ $C_L = \text{open, } R_{CM} = \text{open}$	2.75		4.5	
V _{O(REC)}	Recessive output voltage	CANL CANH and CANL	See 🗵 7-2 and 🗵 8-3, TXD = V _{IO} , STB = 0 V, R _L = open (no load), R _{CM} = open	0.5	0.5 V _{CC}	2.25	
V _{SYM}	Driver symmetry (Vo(CANH) + Vo(CANL))/Vcc		See ☑ 7-2 and ☑ 8-3 STB = 0 V, R _L = 60 Ω, C _{SPLIT} = 4.7 nF, C _L = open, R _{CM} = open, TXD = 250 kHz, 1 MHz, 2.5 MHz	0.9		1.1	V/V
V _{SYM_DC}	DC output symmetry		See \boxtimes 7-2 and \boxtimes 9-2 STB = 0 V, R _L = 60 Ω , C _L = open	-400		400	mV
	(VCC - VO(CANH) - VO(CANL))		See \boxtimes 7-2 and \boxtimes 8-3 $ TXD = 0 \; V, \; STB = 0 \; V, \; 50 \; \Omega \leq R_L \leq 65 \; \Omega, \\ C_L = open \\ See \; \boxtimes \; 7-2 \; and \; \boxtimes \; 8-3 $	1.5		3	V
$V_{OD(DOM)}$	Differential output voltage Normal mode Dominant	CANH - CANL	TXD = 0 V, STB = 0 V, 45 $\Omega \le R_L \le 70 \Omega$, C_L = open See \boxtimes 7-2 and \boxtimes 8-3	1.4		3.3	V
			TXD = 0 V, STB = 0 V, R_L = 2240 Ω , C_L = open See \boxtimes 7-2 and \boxtimes 8-3	1.5		5	V
V	Differential output voltage		TXD = V_{IO} , STB = 0 V, R_L = 60 Ω , C_L = open See \boxtimes 7-2 and \boxtimes 8-3	-120		12	mV
V _{OD(REC)} Normal mode Recessive		CANH - CANL	TXD = V_{IO} , STB = 0 V, R_L = open, C_L = open See \boxtimes 7-2 and \boxtimes 8-3	-50		50	mV
		CANH		-0.1		0.1	V
V _{O(STB)}	Bus output voltage Standby mode	CANL	STB = V _{IO} , R _L = open (no load) See 🗵 7-2 and 🗵 8-3	-0.1		0.1	V
	January mous	CANH - CANL	-0.2			0.2	V
laces pour	Short-circuit steady-state ou dominant	tput current,	STB = 0 V, V _(CANH) = -15 V to 40 V, CANL = open, TXD = 0 V See ☑ 7-7 and ☑ 8-3	-115			mA
Ios(ss_dom)	Normal mode		STB = 0 V, $V_{(CAN_L)}$ = -15 V to 40 V, CANH = open, TXD = 0 \overline{V} See $\overline{\boxtimes}$ 7-7 and $\overline{\boxtimes}$ 8-3			115	mA
I _{OS(SS_REC)}	Short-circuit steady-state ou recessive Normal mode	tput current,	$\begin{split} &STB = 0 \; V, -27 \; V \leq V_{BUS} \leq 32 \; V, where \\ &V_{BUS} = CANH = CANL, TXD = V_{IO} \\ &See \; \boxtimes \; 7\text{-7} \; and \; \boxtimes \; 8\text{-3} \end{split}$	- 5		5	mA
Receiver Ele	ectrical Characteristics						
V _{IT}	Input threshold voltage Normal mode		STB = 0 V, -12 V ≤ V _{CM} ≤ 12 V See 図 7-3, 表 7-1, and 表 8-5	500		900	mV
V _{IT(STB)}	Input threshold Standby mode		STB = V_{IO} , -12 V ≤ V_{CM} ≤ 12 V See \boxtimes 7-3, $\&$ 7-1, and $\&$ 8-5	400		1150	mV
V_{DOM}	Dominant state differential input voltage range Normal mode		STB = 0 V, -12 V ≤ V _{CM} ≤ 12 V See 図 7-3, 表 7-1, and 表 8-5	0.9		9	V
V _{REC}	Recessive state differential input voltage range Normal mode		STB = 0 V, -12 V ≤ V _{CM} ≤ 12 V See 図 7-3, 表 7-1, and 表 8-5	-4		0.5	V
V _{DOM(STB)}	Dominant state differential input voltage range Standby mode		STB = V _{IO} , -12 V ≤ V _{CM} ≤ 12 V See 図 7-3, 表 7-1, and 表 8-5	1.15		9	V
V _{REC(STB)}	Recessive state differential i Standby mode		STB = V _{IO} , -12 V ≤ V _{CM} ≤ 12 V See 図 7-3, 表 7-1, and 表 8-5	-4		0.4	V
V _{HYS}	Hysteresis voltage for input Normal mode	threshold	STB = 0 V, -12 V ≤ V _{CM} ≤ 12 V See 図 7-3, 表 7-1, and 表 8-5		100		mV
V_{CM}	Common mode range Normal and standby modes		See 図 7-3 and 表 8-5 表 8-5	-12		12	V

6.8 Electrical Characteristics (continued)

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted); CAN electrical parameters apply to both channels

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LKG(IOFF)}	Unpowered bus input leakage current	CANH = CANL = 5 V, V _{CC} = V _{IO} = GND			5	μΑ
Cı	Input capacitance to ground (CANH or CANL)	$-TXD = V_{IO}^{(1)}$			20	pF
C _{ID}	Differential input capacitance	IXD = V _{IO} (1)			10	pF
R _{ID}	Differential input resistance	TVD = V (1) CTD = 0.V 40.V 5.V 540	40		90	kΩ
R _{IN}	Single ended input resistance (CANH or CANL)	$-TXD = V_{IO}^{(1)}$, STB = 0 V, -12 V \leq V _{CM} \leq 12 V	20		45	kΩ
TXD Termin	nal (CAN Transmit Data Input)					
V _{IH}	High-level input voltage		0.7 V _{IO}			V
V _{IL}	Low-level input voltage				0.3 V _{IO}	V
I _{IH}	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5 \text{ V}$	-2.5	0	1	μΑ
I _{IL}	Low-level input leakage current	TXD = 0 V, V _{CC} = V _{IO} = 5.5 V	-200	-100	-20	μΑ
I _{LKG(OFF)}	Unpowered leakage current	TXD = 5.5 V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA
RXD Termin	nal (CAN Receive Data Output)					
V _{OH}	High-level output voltage	I _O = −2 mA, See ⊠ 7-3	0.8 V _{IO}			V
V _{OL}	Low-level output voltage	I _O = −2 mA, See ⊠ 7-3			0.2 V _{IO}	V
STB Termin	nal (Standby Mode Input)					
V _{IH}	High-level input voltage		0.7 V _{IO}			V
V _{IL}	Low-level input voltage				0.3 V _{IO}	V
I _{IH}	High-level input leakage current	V _{CC} = V _{IO} = STB = 5.5 V	-2		2	μΑ
I _{IL}	Low-level input leakage current	V _{CC} = V _{IO} = 5.5 V, STB = 0 V	-20		-2	μΑ
I _{LKG(OFF)}	Unpowered leakage current	STB = 5.5V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA

⁽¹⁾ $V_{IO} = V_{CC}$ in non-V variants of device

6.9 Switching Characteristics

Over recommended operating conditions with T_A = -40°C to 125°C (unless otherwise noted); Timing parameters apply to both CAN channels

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switchin	ng Characteristics				-	
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, R _L = $60~\Omega$, C _L = $100~pF$, C _L (RXD) = $15~pF$ V _{IO} = $2.8~V$ to $5.5~V$ See \boxtimes 7-4		125	210	ns
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, R _L = $60~\Omega$, C _L = $100~pF$, C _{L(RXD)} = $15~pF$ V _{IO} = $1.7~V$ See \boxtimes 7-4		165	255	ns
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, R _L = $60~\Omega$, C _L = $100~pF$, C _{L(RXD)} = $15~pF$ V _{IO} = $2.8~V$ to $5.5~V$ See \boxtimes 7-4		150	210	ns
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, R _L = $60~\Omega$, C _L = $100~pF$, C _{L(RXD)} = $15~pF$ V _{IO} = $1.7~V$ See \boxtimes 7-4		180	255	ns
t _{MODE}	Mode change time, from normal to standby or from standby to normal	See ☑ 7-5			20	μs
t _{WK_FILTER}	Filter time for a valid wake-up pattern	See 図 8-5	0.5		1.8	μs
twk_timeout	Bus wake-up timeout	See 図 8-5	0.8		6	ms
Driver Switching	g Characteristics					

Product Folder Links: TCAN1046V-Q1

omit Document Feedback


6.9 Switching Characteristics (continued)

Over recommended operating conditions with T_A = -40°C to 125°C (unless otherwise noted); Timing parameters apply to both CAN channels

	PARAMETER	TEST CONDITIONS	MIN	TYP I	IAX	UNIT
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive)			80		ns
t _{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant)	STB = 0 V, R ₁ = 60 Ω, C ₁ = 100 pF		70		ns
t _{sk(p)}	Pulse skew (tpHR - tpLD)	See 7-2 and 7-6		20		ns
t _R	Differential output signal rise time			30		ns
t _F	Differential output signal fall time			50		ns
t _{TXD_DTO}	Dominant timeout		1.2		4.0	ms
Receiver Swit	tching Characteristics		•			
t _{pRH}	Propagation delay time, bus recessive input to high output (dominant to recessive)			90		ns
t _{pDL}	Propagation delay time, bus dominant input to low output (recessive to dominant)	STB = 0 V, C _{L(RXD)} = 15 pF See 🗵 7-3		65		ns
t _R	RXD output signal rise time			10		ns
t _F	RXD output signal fall time			10		ns
FD Timing Ch	naracteristics			-		
t _{BIT(BUS)}	Bit time on CAN bus output pins t _{BIT(TXD)} = 500 ns		450		530	ns
t _{BIT(BUS)}	Bit time on CAN bus output pins t _{BIT(TXD)} = 200 ns		155		210	ns
t _{BIT(RXD)}	Bit time on RXD output pins t _{BIT(TXD)} = 500 ns	STB = 0 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF	400		550	ns
t _{BIT(RXD)}	Bit time on RXD output pins t _{BIT(TXD)} = 200 ns	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$ See \boxtimes 7-4	120		220	ns
t _{REC}	Receiver timing symmetry t _{BIT(TXD)} = 500 ns		-50		20	ns
t _{REC}	Receiver timing symmetry t _{BIT(TXD)} = 200 ns		-45		15	ns



6.10 Typical Characteristics





7 Parameter Measurement Information




図 7-1. I_{CC} Test Circuit




図 7-2. Driver Test Circuit and Measurement




図 7-3. Receiver Test Circuit and Measurement



表 7-1. Receiver Differential Input Voltage Threshold Test

	Input (See ⊠ 7-3)		Out	tput			
V _{CANH}	V _{CANL}	V _{ID}	RXD				
-11.5 V	-12.5 V	1000 mV					
12.5 V	11.5 V	1000 mV	Low	V _{OL}			
-8.55 V	-9.45 V	5 V 900 mV					
9.45 V	8.55 V	900 mV					
-8.75 V	-9.25 V	500 mV					
9.25 V	8.75 V	500 mV					
-11.8 V	-12.2 V	400 mV	High	V _{OH}			
12.2 V	11.8 V	400 mV					
Open	Open	X					





図 7-4. Transmitter and Receiver Timing Test Circuit and Measurement



 ${\color{orange} oxed{\boxtimes}}$ 7-5. TCAN1046V-Q1 $t_{\scriptsize{MODE}}$ Test Circuit and Measurement




図 7-6. TXD Dominant Timeout Test Circuit and Measurement




図 7-7. Driver Short-Circuit Current Test and Measurement

8 Detailed Description

8.1 Overview

The TCAN1046V-Q1 meets or exceeds the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard. The device has been certified to the requirements of ISO 11898-2:2016 and ISO 11898-5:2007 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceiver provides a number of different protection features making it ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN1046V-Q1 conforms to the following CAN standards:

- · CAN transceiver physical layer standards:
 - ISO 11898-2:2016 High speed medium access unit
 - ISO 11898-5:2007 High speed medium access unit with low-power mode
 - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125 kbps
 - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250 kbps
 - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500 kbps
 - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
 - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
 - ARINC 825-4 General Standardization of CAN (Controller Area Network) Bus Protocol For Airborne Use
- Conformance test requirements:
 - ISO 16845-2 Road vehicles Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan

Product Folder Links: TCAN1046V-Q1



8.2 Functional Block Diagram




図 8-1. Block Diagram

8.3 Feature Description

8.3.1 Pin Description

8.3.1.1 TXD1 and TXD2

TXD1 and TXD2 are the logic-level signals, referenced to either V_{CC} or V_{IO}, from a CAN controller to the device.

8.3.1.2 GND1 and GND2

GND1 and GND2 are ground pins of the transceiver, both must be connected to the PCB ground.

8.3.1.3 V_{CC}

V_{CC} provides the 5-V power supply to the CAN transceiver.

8.3.1.4 RXD1 and RXD2

RXD1 and RXD2 are the logic-level signals, referenced to V_{IO} , from the TCAN1046V-Q1 to a CAN controller. This pin is only driven once V_{IO} is present.

8.3.1.5 V_{IO}

The V_{IO} pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. It supports voltages from 1.7 V to 5.5 V providing the widest range of controller support.

8.3.1.6 CANH and CANL

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

8.3.1.7 STB1 and STB2 (Standby)

The STB1 and STB2 pins are input pins used for mode control of the transceiver.

The TCAN1046V-Q1 implements STB1 and STB2 which can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation than the STB pins can be tied directly to GND.

8.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See ☒ 8-2 and ☒ 8-3.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD1, TXD2, RXD1 and RXD2 pins. A recessive bus state occurs when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors R_{IN}) of the receiver and corresponds to a logic high on the TXD1, TXD2, RXD1 and RXD2 pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1046V-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See \boxtimes 8-2 and \boxtimes 8-3.





図 8-2. Bus States



- A. Normal Mode
- B. Standby Mode

図 8-3. Simplified Recessive Common Mode Bias Unit and Receiver

8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit, t_{TXD_DTO} , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant timeout. The receiver remains active and biased to $V_{CC}/2$ and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using 式 1.

Minimum Data Rate = 11 bits /
$$t_{TXD_DTO}$$
 = 11 bits / 1.2 ms = 9.2 kbps (1)






図 8-4. Example Timing Diagram for TXD Dominant Timeout

8.3.4 CAN Bus Short Circuit Current Limiting

The TCAN1046V-Q1 has several protection features that limit the short circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states, thus the short circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common mode choke for the CAN design the average power rating, $I_{OS(AVG)}$, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. These ensure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using ± 2 .

$$I_{OS(AVG)}$$
 = % Transmit x [(% REC_Bits x $I_{OS(SS)}$ REC) + (% DOM_Bits x $I_{OS(SS)}$ DOM)] + [% Receive x $I_{OS(SS)}$ REC] (2)

Where:

- I_{OS(AVG)} is the average short circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS) REC} is the recessive steady state short circuit current
- I_{OS(SS)} DOM is the dominant steady state short circuit current

This short circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers V_{CC} supply.

High impedance

8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1046V-Q1 exceeds the thermal shutdown threshold, T_{TSD} , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below T_{TSD} . The CAN bus pins are biased to $V_{CC}/2$ during a TSD fault and the receiver to RXD path remains operational. The TCAN1046V-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

8.3.6 Undervoltage Lockout

The supply pins, V_{CC} and V_{IO} , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

	& 0-1. Office voltage Lockout - 10Alv 1040 V-Q1									
V _{CC}	V _{IO}	DEVICE STATE	BUS	RXD PIN						
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors bus						
~ LIV/	>111/	STB = V _{IO} : Standby mode		V _{IO} : Remote wake request ⁽²⁾						
< UV _{VCC}	> UV _{VIO}	STB = GND: Protected mode	High impedance Weak pull-down to	Recessive						
> UV _{VCC}	< UV _{VIO}	Protected	ground ⁽¹⁾	High impedance						

Protected

表 8-1. Undervoltage Lockout - TCAN1046V-Q1

< UV_{VIO}

< UV_{VCC}

Once the undervoltage condition is cleared and t_{MODE} has expired the TCAN1046V-Q1 transitions to normal mode and the host controller can send and receive CAN traffic again.

8.3.7 Unpowered Device

The TCAN1046V-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

8.3.8 Floating pins

The TCAN1046V-Q1 has internal pull-ups or pull-downs on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This ensures that the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See $\frac{1}{8}$ 8-2 for details on pin bias conditions.

表 8-2. Pin Bias

Pin	Pull-up or Pull-down	Comment		
TXD1 and TXD2	PHILID	Weakly biases TXD1 and TXD2 towards recessive to prevent bus blockage or TXD DTO triggering		
STB1 and STB2	PHILID	Weakly biases STB1 and STB2 towards low-power standby mode to prevent excessive system power		

8.4 Device Functional Modes

8.4.1 Operating Modes

The TCAN1046V-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin on the device.

⁽¹⁾ $V_{CC} = GND$, see $I_{LKG(OFF)}$

⁽²⁾ See セクション 8.4.3.1



表 8-3. Operating Modes

STB	Device Mode	Driver	Receiver	RXD Pin
High	Standby mode	Disabled	Low-power receiver with bus monitor enable	High (recessive) until valid WUP is received See section 8.3.3.1
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

8.4.2 Normal Mode

This is the normal operating mode of the TCAN1046V-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD1 and TXD2 inputs to a differential output on the CANH1, CANL1 and CANH2, CANL2 bus pins. The receiver is translating the differential signal from CANH1, CANL1 and CANH2, CANL2 to a digital output on the RXD1 and RXD2 outputs.

8.4.3 Standby Mode

This is the low-power mode of the TCAN1046V-Q1. The CAN driver and main receiver are switched off and bidirectional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD1 or RXD2 depending on the channel which received the WUP as shown in \boxtimes 8-5. The local CAN protocol controller should monitor RXD1 and RXD2 for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB1 and STB2 pin low. The CAN bus pins are weakly pulled to GND in this mode; see \boxtimes 8-2 and \boxtimes 8-3.

In standby mode, only the V_{IO} supply is required therefore the V_{CC} may be switched off for additional system level current savings.

8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1046V-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD1 or RXD2 output of the TCAN1046V-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD1 or RXD2 output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the t_{WK_FILTER} time. Due to variability in t_{WK_FILTER} the following scenarios are applicable. Bus state times less than $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is always generated. See \boxtimes 8-5 for the timing diagram of the wake-up pattern.

The pattern and t_{WK_FILTER} time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The t_{WK_FILTER} timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value $t \le t_{WK\ TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in its current state without

Submit Document Feedback

waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See \boxtimes 8-5 for the timing diagram of the wake-up pattern with wake timeout feature.




図 8-5. Wake-Up Pattern (WUP) with $t_{\text{WK_TIMEOUT}}$

8.4.4 Driver and Receiver Function

The digital logic input and output levels for the TCAN1046V-Q1 are CMOS levels with respect to V_{IO} for compatibility with protocol controllers having 1.8 V, 2.5 V, 3.3 V, or 5 V I/O levels.

表 8-4. Driver Function Table

Device Mode	TXD Input ⁽¹⁾	Bus	Driven Bus State ⁽²⁾		
Device Mode	I AD IIIput	CANH	CANL	Driven bus State	
Normal	Low	High	Low	Dominant	
Nomiai	High or open	High impedance	High impedance	Biased recessive	
Standby	X	High impedance	High impedance	Biased to ground	

- (1) X = irrelevant
- (2) For bus state and bias see 図 8-2 and 図 8-3

表 8-5. Receiver Function Table Normal and Standby Mode

Device Mode	CAN Differential Inputs V _{ID} = V _{CANH} - V _{CANL}	Bus State	RXD Pin
	$V_{ID} \ge 0.9 \text{ V}$	Dominant	Low
Normal	0.5 V < V _{ID} < 0.9 V	Undefined	Undefined
	V _{ID} ≤ 0.5 V	Recessive	High
	V _{ID} ≥ 1.15 V	Dominant	High
Standby	0.4 V < V _{ID} < 1.15 V	Undefined	Low if a remote wake event occurred
	$V_{ID} \le 0.4 \text{ V}$	Recessive	See 図 8-5
Any	Open (V _{ID} ≈ 0 V)	Open	High

Product Folder Links: TCAN1046V-Q1

9 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.2 Typical Application

The TCAN1046V-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol.

9-1 shows a typical configuration for 5 V controller applications. The bus termination is shown for illustrative purposes.




図 9-1. Transceiver Application Using 5 V I/O Connections

9.2.1 Design Requirements

9.2.1.1 CAN Termination

Termination may be a single $120-\Omega$ resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see \boxtimes 9-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




図 9-2. CAN Bus Termination Concepts

9.2.2 Detailed Design Procedures

9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1046V-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from 50 Ω to 65 Ω where the differential output must be greater than 1.5 V. The TCAN1046V-Q1 family is specified to meet the 1.5 V requirement down to 50 Ω and is specified to meet 1.4 V differential output at 45 Ω bus load. The differential input resistance of the TCAN1046V-Q1 is a minimum of 40 k Ω . If 100 TCAN1046V-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- Ω differential load in parallel with the nominal 60 Ω bus termination which gives a total bus load of approximately 52 Ω . Therefore, the TCAN1046V-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility, the CAN network system designer must take the responsibility of good network design to ensure robust network operation.







図 9-3. Typical CAN Bus

9.2.3 Application Curves



9.3 System Examples

The TCAN1046V-Q1 CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8 V, 2.5 V, or 3.3 V application is shown in \boxtimes 9-6. The bus termination is shown for illustrative purposes.




図 9-6. Transceiver Application Using 1.8 V, 2.5 V, 3.3 V I/O Connections

10 Power Supply Recommendations

The TCAN1046V-Q1 device is designed to operate with a main V_{CC} input voltage supply range between 4.5 V and 5.5 V. The device has an IO level shifting supply input, V_{IO} , designed for a range between 1.8 V and 5.5 V. Both supply inputs must be well regulated. A decoupling capacitor, typically 100 nF, should be placed near the CAN transceiver's main V_{CC} and V_{IO} supply pins in addition to bypass capacitors.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

11 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and automotive design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

11.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connectors, J1 and J2, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows optional transient voltage suppression (TVS) diodes, D1 and D2, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C6, C8, C9, and
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

Note

High frequency current follows the path of least impedance and not the path of least resistance.

- This layout example shows how split termination could be implemented on the CAN node. The termination is split into two pairs of resistors, R8, R9, R10, and R11, with the center or split tap of the termination connected to ground via capacitors C7 and C10. Split termination provides common mode filtering for the bus. See セク ション 9.2.1.1, セクション 8.3.4, and 式 2 for information on termination concepts and power ratings needed for the termination resistor(s).
- To limit current of digital lines series resistors may be used. Examples are R2, R3, R5, R6, R7, and R12.
- Pin 1 and pin 6 are shown for the TXD1 and TXD2 inputs of the device with R1 and R4 as optional pull-up resistors. If an open drain host controller is used this is mandatory to ensure the bit timing into the device is met.
- Pin 8 and 14 are shown assuming the mode pin STB is used. If the device is only used in normal mode then only a pull-down resistor is needed.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



11.2 Layout Example




図 11-1. Example Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 23-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCAN1046VDMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	1046V	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1046VDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2023




*All dimensions are nominal

	Device	Package Type	Package Drawing	age Drawing Pins		Length (mm)	Width (mm)	Height (mm)	
ı	TCAN1046VDMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0	

3 x 4.5, 0.65 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated