TEXAS INSTRUMENTS

TLV2172-Q1
JAJSEA3 – DECEMBER 2017

TLV2172-Q1 低コスト・システム向け36V、単一電源、低消費電力オペアンプ

1 特長

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み：
  - デバイス温度グレード1: 動作時周囲温度範囲 −40℃〜+125℃
  - デバイスHBM ESD分類レベル3A
  - デバイスCDM ESD分類レベルC6
- 電源電圧範囲: 4.5V〜36V、±2.25V〜±18V
- 低ノイズ: $9nV/\sqrt{Hz}$
- 低いオフセット・ドリフト: ±1µV/℃(標準値)
- EMI強化
- 入力範囲は負の電源電圧にも対応
- レール・ツー・レール出力
- ゲイン帯域幅: 10MHz
- スルーレート: 10V/µs
- 低い静止電流: アンプごとに1.6mA
- 高い同相除去: 116dB (標準値)
- 低い入力バイアス電流: 10pA

2 アプリケーション

- 車載用
- HEVおよびEVパワートレイン
- 先進運転支援システム（ADAS）
- カーエアコン
- 航空電子機器/着陸装置
- 医療用計測機器
- 電流検出

3 概要

TLV2172-Q1オペアンプは、THD+Nが1kHzにおいて0.0002%で、4.5V (±2.25V)から36V (±18V)までの電源で動作できます。このような特長に加え、TLV2172-Q1は低ノイズで電源電圧除去比(PSRR)も非常に高いことから、HEV/EV自動車およびパワー・トレイン、医療機器などのアプリケーションで、マイクロボルト・レベルの信号を増幅するのに適しています。TLV2172-Q1デバイスはオフセット・ドリフトが小さく、帯域幅は10MHzと広く、スルーレートは10V/µs、温度範囲全体にわたる静止電流はわずか2.3mA (最大値)です。

ほとんどのオペアンプは1つの電源電圧でのみ動作が規定されているのに対して、TLV2172-Q1デバイスは4.5V〜36Vで規定されており、電源レールの範囲外の入力信号でも位相反転を起こすことはありません。TLV2172-Q1デバイスは、最大300pFの容量性負荷で安定して動作します。通常の動作時に、入力は負のレールより100mV下、および正のレールから2V以内で動作できます。なお、完全なレール・ツー・レール入力で、正のレールを100mV超えて動作しますが、正のレールから2V以内では性能が低下します。

TLV2172-Q1オペアンプは、−40℃〜＋125℃での動作が規定されています。

製品情報[(1)]

型番	パッケージ	本体サイズ(公称)
TLV2172-Q1	VSSOP (8)	3.00mm×3.00mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

### 概略回路図

Copyright © 2017, Texas Instruments Incorporated

English Data Sheet: SBOS915

目次

4 改訂履歴

日付	改訂内容	注
2017年12月	*	初版

5 Pin Configuration and Functions

D and DGK Packages
8-Pin SOIC and VSSOP
Top View

Not to scale

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
–IN A	2	I	Inverting input, channel A
–IN B	6	I	Inverting input, channel B
+IN A	3	I	Noninverting input, channel A
+IN B	5	I	Noninverting input, channel B
OUT A	1	O	Output, channel A
OUT B	7	O	Output, channel B
V–	4	—	Negative (lowest) power supply
V+	8	—	Positive (highest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
Voltage	Supply voltage, V+ to V−		−20	20	V
	Single-supply voltage			40	
	Signal input pin[2]	Common-mode	(V−) − 0.5	(V+) + 0.5	
		Differential[3]	−0.5	0.5	
Current	Signal input pin		−10	10	mA
	Output short-circuit[4]		Continuous		
Operating, T_A			−55	150	°C
Junction, T_J				150	
Storage, T_{stg}			−65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Transient conditions that exceed these voltage ratings must be current limited to 10 mA or less.
(3) See the *Electrical Overstress* section for more information.
(4) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±4000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, (V+) − (V−)	Single-supply	4.5		36	V
	Dual-supply	±2.25		±18	
Specified temperature		−40		125	°C

6.4 Thermal Information: TLV2172-Q1

		TLV2172-Q1		UNIT
THERMAL METRIC[1]		**D (SOIC)**	**DGK (VSSOP)**	
		8 PINS	**8 PINS**	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.1	158	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.8	48.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.6	78.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	22.5	3.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	56.1	77.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

at T_A = 25°C, V_S = ±2.25 V to ±18 V, V_{CM} = V_{OUT} = V_S / 2, and R_L = 10 kΩ connected to V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage	T_A = 25°C			0.5	1.7	mV
		T_A = −40°C to +125°C				2	
dV_{OS}/dT	Input offset voltage drift	T_A = −40°C to +125°C			1		µV/°C
PSRR	Power-supply rejection ratio	V_S = 4 V to 36 V, T_A = −40°C to +125°C		100	120		dB
	Channel separation, DC				5		µV/V
INPUT BIAS CURRENT							
I_B	Input bias current	T_A = 25°C			±10		pA
I_{OS}	Input offset current	T_A = 25°C			±2		pA
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz			2.5		µV$_{PP}$
e_n Input voltage noise density		f = 100 Hz			14		nV/√Hz
		f = 1 kHz			9		nV/√Hz
i_n Input current noise density		f = 1 kHz			1.6		fA/√Hz
INPUT VOLTAGE							
V_{CM}	Common-mode voltage range[1]			(V−) − 0.1		(V+) − 2	V
CMRR	Common-mode rejection ratio	V_S = ±18 V, (V−) − 0.1 V < V_{CM} < (V+) − 2 V T_A = −40°C to +125°C		94	116		dB
INPUT IMPEDANCE							
	Differential				100 ‖ 4		MΩ ‖ pF
	Common-mode				6 ‖ 4		10^{13} Ω ‖ pF
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	(V−) + 0.35 V < V_O < (V+) − 0.35 V, T_A = −40°C to +125°C		97	115		dB
		(V−) + 0.5 V < V_O < (V+) − 0.5 V, R_L = 2 kΩ, T_A = −40°C to +125°C			107		
FREQUENCY RESPONSE							
GBP	Gain bandwidth product				10		MHz
SR	Slew rate	G = +1			10		V/µs
t_S	Settling time	To 0.1%, V_S = ±18 V, G = 1, 10-V step			2		µs
		To 0.01% (12-bit), V_S = ±18 V, G = +1, 10-V step			3.2		
	Overload recovery time	V_{IN} × gain > V_S			200		ns
THD+N	Total harmonic distortion + noise	V_S = 36 V, G = +1, f = 1 kHz, V_O = 3.5 V$_{RMS}$			0.0002%		
OUTPUT							
V_O	Voltage output swing from rail	V_S = ±18 V, R_L = 10 kΩ	T_A = 25°C		70		mV
			T_A = −40°C to +125°C		95		
		V_S = ±18 V, R_L = 2 kΩ	T_A = 25°C		330	400	
			T_A = −40°C to +125°C		470	530	
I_{SC}	Short-circuit current				±75		mA
C_{LOAD}	Capacitive load drive				See *Typical Characteristics*		pF
R_O	Open-loop output resistance	f = 1 MHz, I_O = 0 A			60		Ω
POWER SUPPLY							
V_S	Specified voltage range			4.5		36	V
I_Q	Quiescent current per amplifier	I_O = 0 A, T_A = −40°C to +125°C			1.6	2.3	mA

(1) The input range can be extended beyond (V+) − 2 V up to V+. See the *Typical Characteristics* and *Application and Implementation* sections for additional information.

6.6 Typical Characteristics

at V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 kΩ connected to V_S / 2, and C_L = 100 pF (unless otherwise noted)

表 1. Characteristic Performance Measurements

| DESCRIPTION	FIGURE
Offset Voltage Production Distribution	図 1
Offset Voltage vs Common-Mode Voltage	図 2
Offset Voltage vs Common-Mode Voltage (Upper Stage)	図 3
Input Bias Current vs Temperature	図 4
Output Voltage Swing vs Output Current (Maximum Supply)	図 5
CMRR and PSRR vs Frequency (Referred-to-Input)	図 6
0.1-Hz to 10-Hz Noise	図 7
Input Voltage Noise Spectral Density vs Frequency	図 8
Quiescent Current vs Supply Voltage	図 9
Open-Loop Gain and Phase vs Frequency	図 10
Closed-Loop Gain vs Frequency	図 11
Open-Loop Output Impedance vs Frequency	図 12
Small-Signal Overshoot vs Capacitive Load	図 13, 図 14
No Phase Reversal	図 15
Small-Signal Step Response (10 mV)	図 16, 図 17
Large-Signal Step Response	図 18, 図 19
Large-Signal Settling Time	図 20, 図 21
Short-Circuit Current vs Temperature	図 22
Maximum Output Voltage vs Frequency	図 23
EMIRR IN+ vs Frequency	図 24

図 1. Offset Voltage Production Distribution Histogram

図 2. Offset Voltage vs Common-Mode Voltage

図 3. Offset Voltage vs Common-Mode Voltage (Upper Stage)

図 4. Input Bias Current vs Temperature

図 5. Output Voltage Swing vs Output Current (Maximum Supply)

図 6. CMRR and PSRR vs Frequency (Referred-to-Input)

図 7. 0.1-Hz to 10-Hz Noise

図 8. Input Voltage Noise Spectral Density vs Frequency

図 9. Quiescent Current vs Supply Voltage

$C_{LOAD} = 15 \text{ pF}$

図 10. Open-Loop Gain and Phase vs Frequency

図 11. Closed-Loop Gain vs Frequency

図 12. Open-Loop Output Impedance vs Frequency

図 13. Small-Signal Overshoot vs Capacitive Load

図 14. Small-Signal Overshoot vs Capacitive Load

図 15. No Phase Reversal

C_L = 10 pF   10-mV step

図 16. Small-Signal Step Response

R_L = 1 kΩ C_L = 10 pF   10-mV step

図 17. Small-Signal Step Response

C_L = 10 pF

図 18. Large-Signal Step Response

$R_L = 1 k\Omega$ $C_L = 10 pF$

図 19. Large-Signal Step Response

10-V positive step   G = 1 $C_L = 10 pF$

図 20. Large-Signal Settling Time

10-V negative step   G = 1 $C_L = 10 pF$

図 21. Large-Signal Settling Time

図 22. Short-Circuit Current vs Temperature

図 23. Maximum Output Voltage vs Frequency

$P_{RF} = -10 dBm$ $V_{SUPPLY} = \pm18 V$ $V_{CM} = 0 V$

図 24. EMIRR IN+ vs Frequency

7 Detailed Description

7.1 Overview

The TLV2172-Q1 operational amplifier provides high overall performance, making these devices designed for many general-purpose applications. The excellent offset drift of only 1 μV/°C provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and A_{OL}.

7.2 Functional Block Diagram

Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Operating Characteristics

The TLV2172-Q1 amplifier is specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics* section.

7.3.2 Phase-Reversal Protection

The TLV2172-Q1 device has an internal phase-reversal protection. Many operational amplifiers exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the TLV2172-Q1 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in 図 25.

図 25. No Phase Reversal

7.3.3 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits for protection from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. 図 26 shows the ESD circuits contained in the TLV2172-Q1 (indicated by the dashed box). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

Feature Description (continued)

図 26. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the TLV2172-Q1 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit, as shown in 図 26, the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances can arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

図 26 shows a specific example where the input voltage (V_{IN}) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, then one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher V_{IN}. As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, V_{IN} can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Feature Description (continued)

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V–) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see 図 26. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The input pins of the TLV2172-Q1 are protected from excessive differential voltage with back-to-back diodes; see 図 26. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G = 1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, then limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can limit the input signal current. This input series resistor degrades the low-noise performance of the TLV2172-Q1. 図 26 shows an example configuration that implements a current-limiting feedback resistor.

7.3.4 Capacitive Load and Stability

The dynamic characteristics of the TLV2172-Q1 are optimized for common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. 図 27 and 図 28 show graphs of small-signal overshoot versus capacitive load for several values of R_{OUT}. See the *Feedback Plots Define Op Amp AC Performance* application note for details of analysis techniques and application circuits.

図 27. Small-Signal Overshoot vs Capacitive Load

図 28. Small-Signal Overshoot vs Capacitive Load

7.4 Device Functional Modes

7.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the TLV2172-Q1 device extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. 表 2 lists the typical performances in this range.

表 2. Typical Performance for Common-Mode Voltages Within 2 V of the Positive Supply

PARAMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage	(V+) – 2		(V+) + 0.1	V
Offset voltage		7		mV
Offset voltage vs temperature		12		µV/°C
Common-mode rejection		65		dB
Open-loop gain		60		dB
Gain-bandwidth product		0.3		MHz
Slew rate		0.3		V/µs

7.4.2 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from the saturated state to the linear state. The output devices of the operational amplifier enter the saturation region when the output voltage exceeds the rated operating voltage, which is a result from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. As a result, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV2172-Q1 is approximately 2 µs.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV2172-Q1 operational amplifier provides high overall performance in a large number of general-purpose applications. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Follow the additional recommendations in the *Layout Guidelines* section to achieve the maximum performance from this device. Many applications introduce capacitive loading to the output of the amplifier (which potentially causes instability). To stabilize the amplifier, add an isolation resistor between the amplifier output and the capacitive load. *Typical Application* section shows the process for selecting a resistor.

8.2 Typical Application

This circuit can drive capacitive loads (such as cable shields, reference buffers, MOSFET gates, and diodes). The circuit uses an isolation resistor (R_{ISO}) to stabilize the output of an operational amplifier. R_{ISO} modifies the open-loop gain of the system to ensure that the circuit has sufficient phase margin.

Copyright © 2017, Texas Instruments Incorporated

図 **29. Unity-Gain Buffer With R$_{ISO}$ Stability Compensation**

8.2.1 Design Requirements

The design requirements are:
- Supply voltage: 30 V (±15 V)
- Capacitive loads: 100 pF, 1000 pF, 0.01 µF, 0.1 µF, and 1 µF
- Phase margin: 45° and 60°

8.2.2 Detailed Design Procedure

図 29 shows a unity-gain buffer driving a capacitive load. 式 1 shows the transfer function for the circuit in 図 29. 図 29 does not show the open-loop output resistance of the operational amplifier (R_o).

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$

(1)

The transfer function in 式 1 has a pole and a zero. The frequency of the pole (f_p) is determined by ($R_o + R_{ISO}$) and C_{LOAD}. The R_{ISO} and C_{LOAD} components determine the frequency of the zero (f_z). A stable system is obtained by selecting R_{ISO} so that the rate of closure (ROC) between the open-loop gain (A_{OL}) and $1/\beta$ is 20 dB per decade. 図 30 shows the concept. The $1/\beta$ curve for a unity-gain buffer is 0 dB.

Typical Application (continued)

図 30. Unity-Gain Amplifier With R_{ISO} Compensation

Typically, ROC stability analysis is simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of R_o. In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and AC gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. 表 3 shows the overshoot percentage and AC gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can replace the TLV2172-Q1, see the *Capacitive Load Drive Solution Using an Isolation Resistor* precision design.

表 3. Phase Margin versus Overshoot and AC Gain Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
45°	23.3%	2.35 dB
60°	8.8%	0.28 dB

8.2.3 Application Curve

The values of R_{ISO} that yield phase margins of 45º and 60º for various capacitive loads are determined using the described methodology. 図 31 shows the results.

図 31. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin

9 Power Supply Recommendations

The TLV2172-Q1 is specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics* section.

注意

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in 図 33, keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example

Copyright © 2017, Texas Instruments Incorporated

図 32. **Schematic Representation**

Copyright © 2017, Texas Instruments Incorporated

図 33. **Operational Amplifier Board Layout for a Noninverting Configuration**

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

11.1.2 開発サポート

11.1.2.1 TINA-TI™ (無料のダウンロード・ソフトウェア)

TINA-TI™は、SPICEエンジンをベースにした単純かつ強力な、使いやすい回路シミュレーション・プログラムです。 TINA-TI™はTINAソフトウェアの無料バージョンで、完全な機能を持ち、パッシブとアクティブ両方のモデルに加えて、マクロ・モデルのライブラリがプリロードされています。TINA-TI™には従来型のDC、過渡、および周波数ドメインのSPICEによる分析と、追加の設計機能が搭載されています。

TINA-TI™はAnalog eLab Design Centerから無料でダウンロードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

> **注**
>
> これらのファイルを使用するには、TINAソフトウェア (DesignSoft™製) または TINA-TI™ ソフトウェアがインストールされている必要があります。TINA-TI™フォルダから、無料のTINA-TI™ソフトウェアをダウンロードしてください。

11.1.2.2 DIPアダプタ評価モジュール

DIPアダプタ評価モジュール・ツールを使用すると、小さな表面実装デバイスのプロトタイプを簡単に、低コストで作成できます。この評価ツールは、DまたはU (SOIC-8)、PW (TSSOP-8)、DGK (VSSOP-8)、DBV (SOT23-6、SOT23-5、およびSOT23-3)、DCK (SC70-6およびSC70-5)、およびDRL (SOT563-6)のTIパッケージに対応しています。DIPアダプタ評価モジュールは、ターミナル・ストリップとともに使用することも、既存の回路へ直接接続することもできます。

11.1.2.3 ユニバーサル・オペアンプ評価モジュール

ユニバーサル・オペアンプ評価モジュールは一連の汎用のブランクアウト回路基板で、各種のデバイス・パッケージ・タイプ向け回路のプロトタイプ作成を容易にします。この評価モジュール基板は、多くの異なる回路を簡単かつ迅速に構築できるように設計されています。5つのモデルが提供されており、それぞれのモデルは特定のパッケージ・タイプを対象としています。PDIP、SOIC、VSSOP、TSSOP、およびSOT23のパッケージがすべてサポートされています。

> **注**
>
> これらの基板には部品が搭載されていないため、ユーザーが独自のデバイスを実装する必要があります。ユニバーサル・オペアンプ評価モジュールを注文するときに、オペアンプ・デバイスのサンプルをいくつか要求することをお勧めします。

11.1.2.4 TI Precision Designs

TI Precision Designsは、TIの高精度アナログ・アプリケーションの専門家により作成されたアナログ・ソリューションで、多くの有用な回路に関して、動作理論、コンポーネント選択、シミュレーション、完全なPCB回路図とレイアウト、部品表、性能測定結果が含まれています。TI Precision Designsは、www.ti.com/ww/en/analog/precision-designs/からオンラインで入手できます。

11.1.2.5 WEBENCH® Filter Designer

WEBENCH® Filter Designerは単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。WEBENCH® Filter Designerにより、TIのオペアンプと、TIのベンダ・パートナーの受動部品を選択して、最適化されたフィルタを設計できます。

デバイス・サポート (continued)

WEBENCH® Filter Designerは、WEBENCH® Design CenterからWebベースのツールとして利用でき、完全な多段アクティブ・フィルタ・ソリューションの設計、最適化、シミュレーションを、わずか数分で実行できます。

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。
- *『フィードバック・プロットによるオペアンプAC性能の定義』*
- *『オペアンプのEMI除去率』*
- *『トランスインピーダンス・アンプの直感的な補正』*
- *『高速オペアンプの雑音解析』*

11.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.6 商標

TINA-TI, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
DesignSoft is a trademark of DesignSoft, Inc.
All other trademarks are the property of their respective owners.

11.7 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.8 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2172QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1IQ6	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2172QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2172QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0

DGK (S−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE

0,65

0,38
0,25

⊕ |0,13 Ⓜ|

8

5

△D 3,10
2,90

5,05
4,75

1

4

△C
3,10
2,90

0,23
0,13

Gauge Plane

0°−8°

0,25

0,70
0,40

1,10 MAX

0,15
0,05

Seating Plane

⌂ |0,10|

4073329/E 05/06

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
       △C▷ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.15 per end.
       △D▷ Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
         E.   Falls within JEDEC MO−187 variation AA, except interlead flash.

DGK (S−PDSO−G8)   PLASTIC SMALL OUTLINE PACKAGE

Example Board Layout

Example Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
(See Note D)

├──┤(0,65)TYP.

8

5

PKG
₵

(4,4)

1

4

PKG
₵

8X(0,45) ──┤├──   ├──┤├(0,65)TYP.

8X(1,45)

PKG
₵

(4,4)

PKG
₵

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note E)

├──┤(0,45)

(1,45)

├──┤(0,05)
All Around

Pad Geometry
(See Note C)

4221236/A 11/13

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

**TEXAS
INSTRUMENTS**
www.ti.com

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件(www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用されるTI の保証または他の保証の放棄の拡大や変更を意味するものではありません。