- Maximum Throughput . . . 140/200 KSPS
- Built-In Conversion Clock
- INL/DNL: $\pm 1$ LSB Max, SINAD: 72 dB , SFDR: $85 \mathrm{~dB}, \mathrm{f}_{\mathrm{i}}=\mathbf{2 0} \mathrm{kHz}$
- SPI/DSP-Compatible Serial Interface
- Single Supply: 2.7 Vdc to 5.5 Vdc
- Rail-to-Rail Analog Input With 500 kHz BW
- Three Options Available:
- TLV2541: Single Channel Input
- TLV2542: Dual Channels With Autosweep
- TLV2545: Single Channel With Pseudo-Differential Input
- Low Power With Autopower Down
- Operating Current: 1 mA at $2.7 \mathrm{~V}, 1.5 \mathrm{~mA}$ at 5 V
Autopower Down: $2 \mu \mathrm{~A}$ at $2.7 \mathrm{~V}, 5 \mu \mathrm{~A}$ at 5 V
- Small 8-Pin MSOP and SOIC Packages
TOP VIEW TLV2541

| $\overline{\mathrm{CS}}$ | 1 | 8 | SDO |
| :---: | :---: | :---: | :---: |
| $V_{\text {REF }}$ | 2 | 7 | FSS |
| GND | 3 | 6 | $\mathrm{V}_{\mathrm{DD}}$ |
| AIN | 4 | 5 | ] SCLK |

TOP VIEW TLV2542


TOP VIEW TLV2545


## description

The TLV2541, TLV2542, and TLV2545 are a family of high performance, 12-bit, low power, miniature, CMOS analog-to-digital converters (ADC). The TLV254x family operates from a single $2.7-\mathrm{V}$ to $5.5-\mathrm{V}$ supply. Devices are available with single, dual, or single pseudo-differential inputs. Each device has a chip select (CS), serial clock (SCLK), and serial data output (SDO) that provides a direct 3 -wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a TMS320 ${ }^{\text {m }}$ DSP, a frame sync signal (FS) can be used to indicate the start of a serial data frame on CS for all devices or FS for the TLV2541.
TLV2541, TLV2542, and TLV2545 are designed to operate with very low power consumption. The power saving feature is further enhanced with an autopower-down mode. This product family features a high-speed serial link to modern host processors with SCLK up to 20 MHz . The maximum SCLK frequency is dependent upon the mode of operation (see Table 1). The TLV254x family uses the built-in oscillator as the conversion clock, providing a $3.5-\mu \mathrm{s}$ conversion time.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGED DEVICES |  |
| :---: | :--- | :---: |
|  | 8-MSOP <br> (DGK) | 8-SOIC <br> (D) |
|  | TLV2541CDGK (AGZ) |  |
|  | TLV2542CDGK (AHB) |  |
|  | TLV2545CDGK (AHD) |  |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TLV2541IDGK (AHA) | TLV2541ID |
|  | TLV2542IDGK (AHC) | TLV2542ID |
|  | TLV2545IDGK (AHE) | TLV2545ID |

## TLV2541, TLV2542, TLV2545

## 2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS,

 SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWNSLAS245E -MARCH 2000 - REVISED APRIL 2010

## functional block diagram



## Terminal Functions

## TLV2541

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AIN | 4 | 1 | Analog input channel |
| $\overline{C S}$ | 1 | 1 | Chip select. A high-to-low transition on the $\overline{C S}$ input removes SDO from 3-state within a maximum setup time. $\overline{C S}$ can be used as the FS pin when a dedicated DSP serial port is used. |
| FS | 7 | 1 | DSP frame sync input. Indication of the start of a serial data frame. Tie this terminal to $\mathrm{V}_{\mathrm{DD}}$ if not used. |
| GND | 3 | 1 | Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND. |
| SCLK | 5 | 1 | Output serial clock. This terminal receives the serial SCLK from the host processor. |
| SDO | 8 | 0 | The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state until CS falling edge or FS rising edge, whichever occurs first. The output format is MSB first. <br> When FS is not used ( $F S=1$ at the falling edge of $\overline{C S}$ ): The MSB is presented to the SDO pin after CS falling edge and output data is valid on the first falling edge of SCLK. <br> When $\overline{C S}$ and $F S$ are both used (FS = 0 at the falling edge of $\overline{C S}$ ): The MSB is presented to the SDO pin after the falling edge of CS. When CS is tied/held low, the MSB is presented on SDO after the rising FS. Output data is valid on the first falling edge of SCLK. (This is typically used with an active FS from a DSP using a dedicated serial port.) |
| $\mathrm{V}_{\mathrm{DD}}$ | 6 | 1 | Positive supply voltage |
| $\mathrm{V}_{\text {REF }}$ | 2 | 1 | External reference input |

TLV2542/45

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AINO /AIN(+) | 4 | 1 | Analog input channel 0 for TLV2542-Positive input for TLV2545. |
| AIN1/AIN (-) | 5 | 1 | Analog input channel 1 for TLV2542-Inverted input for TLV2545. |
| $\overline{\text { CS }}$ | 1 | 1 | Chip select. A high-to-low transition on $\overline{C S}$ removes SDO from 3-state within a maximum delay time. This pin can be connected to the frame sync of a DSP using a dedicated serial port. |
| GND | 3 | 1 | Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND. |
| SCLK | 7 | 1 | Output serial clock. This terminal receives the serial SCLK from the host processor. |
| SDO | 8 | 0 | The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state when $\overline{C S}$ is high and presents output data after the $\overline{C S}$ falling edge until the LSB is presented. The output format is MSB first. SDO returns to the $\mathrm{Hi}-\mathrm{Z}$ state after the 16th SCLK. Output data is valid on the falling SCLK edge. |
| $\mathrm{V}_{\mathrm{DD}}$ | 6 | 1 | Positive supply voltage |
| $\mathrm{V}_{\text {REF }}$ | 2 | 1 | External reference input |

## detailed description

The TLV2541, TLV2542, and TLV2545 are successive approximation (SAR) ADCs utilizing a charge redistribution DAC. Figure 1 shows a simplified version of the ADC.
The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.

## detailed description (continued)



Figure 1. Simplified SAR Circuit
serial interface

| OUTPUT DATA FORMAT |  |
| :--- | :---: |
| MSB | LSB |
| D15-D4 | D3-D0 |
| Conversion result (OD11-OD0) | Don't care |

The output data format is binary (unipolar straight binary).

## binary

Zero-scale code $=000 \mathrm{~h}$, Vcode $=$ GND
Full-scale code $=$ FFFh, Vcode $=V_{\text {REF }}-1$ LSB

## pseudo-differential inputs

The TLV2545 operates in pseudo-differential mode. The inverted input is available on pin 5. It can have a maximum input ripple of $\pm 0.2 \mathrm{~V}$. This is normally used for ground noise rejection.

## control and timing

## start of the cycle

Each cycle may be started by either CS, FS, or a combination of both. The internal state machine requires one SCLK high-to-low transition to determine the state of these control signals so internal blocks can be powered up in an active cycle. Special care to SPI mode is necessary. Make sure there is at least one SCLK whenever $\overline{C S}$ (pin 1) is high to ensure proper operation.

## TLV2541

- Control via $\overline{C S}$ ( $F S=1$ at the falling edge of $\overline{C S}$ )—The falling edge of $\overline{C S}$ is the start of the cycle. The MSB should be read on the first falling SCLK edge after $\overline{C S}$ is low. Output data changes on the rising edge of SCLK. This is typically used for a microcontroller with an SPI interface, although it can also be used for a DSP. The microcontroller SPI interface should be programmed for CPOL $=0$ (serial clock referenced to ground) and CPHA = 1 (data is valid on the falling edge of the serial clock). At least one falling edge transition on SCLK is needed whenever CS is brought high.
- Control via FS ( $\overline{C S}$ is tied/held low) -The MSB is presented after the rising edge of FS. The falling edge of FS is the start of the cycle. The MSB should be read on the first falling edge of SCLK after FS is low. This is the typical configuration when the ADC is the only device on the DSP serial port.


## control and timing (continued)

- Control via both $\overline{C S}$ and FS-The MSB is presented after the falling edge of $\overline{C S}$. The falling edge of FS is the start of the sampling cycle. The MSB should be read on the first falling SCLK edge after FS is low. Output data changes on the rising edge of SCLK. This configuration is typically used for multiple devices connected to a TMS320 DSP.


## TLV2542/5

All control is provided using $\overline{C S}$ (pin 1) on the TLV2542 and TLV2545. The cycle is started on the falling edge transition provided by either a CS signal from an SPI microcontroller or FS signal from a TMS320 DSP. Timing is similar to the TLV2541, with control via $\overline{\mathrm{CS}}$ only.

## TLV2542 channel MUX reset cycle

The TLV2542 uses $\overline{\mathrm{CS}}$ to reset the analog input multiplexer. A short active $\overline{\mathrm{CS}}$ cycle ( 4 to 7 SCLKs) resets the MUX to AINO. When the CS cycle time is greater than 7 SCLKs in duration, as in the case for a complete conversion cycle ( $\overline{\mathrm{CS}}$ is low for 16 SCLKs plus maximum conversion time), the MUX toggles to the next channel (see Figure 4 for timing). One dummy conversion cycle is recommended after power up before attempting to reset the MUX.

## sampling

The converter sample time is 12 SCLKs in duration, beginning on the fifth SCLK received after the converter has received a high-to-low CS transition (or a high-to-low FS transition for the TLV2541).

## conversion

The TLV2541, TLV2542, and TLV2545 complete conversions in the following manner. The conversion is started after the 16th SCLK falling edge and takes $3.5 \mu$ s to complete. Enough time (for conversion) should be allowed before a rising $\overline{\mathrm{CS}}$ or FS edge so that no conversion is terminated prematurely.

TLV2542 input channel selection is toggled on each rising CS edge. The MUX channel can be reset to AIN0 via $\overline{C S}$ as described in the earlier section and in Figure 4. The input is sampled for 12 SCLKs, converted, and the result is presented on SDO during the next cycle. Care should also be taken to allow enough time between samples to avoid prematurely terminating the cycle, which occurs on a rising $\overline{\mathrm{CS}}$ transition if the conversion is not complete.

The SDO data presented during a cycle is the result of the conversion of the sample taken during the previous cycle.

## timing diagrams/conversion cycles



Figure 2. TLV2541 Timing: Control via CS (FS = 1)

## 2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS,

SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245E -MARCH 2000 - REVISED APRIL 2010

## timing diagrams/conversion cycles (continued)



Figure 3. TLV2541 Timing: Control via CS and FS or FS Only


Figure 4. TLV2542 Reset Timing


Figure 5. TLV2542 and TLV2545 Timing

## using CS as the FS input

When interfacing the TLV2541 with the TMS320 DSP, the FSR signal from the DSP may be connected to the CS input if this is the only device on the serial port. This saves one output terminal from the DSP. (Output data changes on the falling edge of SCLK. This is the default configuration for the TLV2542 and TLV2545.)

## using CS as the FS input (continued)

## SCLK and conversion speed

The input frequency of SCLK can range from 100 kHz to 20 MHz maximum. The ADC conversion uses a separate internal oscillator with a minimum frequency of 4 MHz . The conversion cycle takes 14 internal oscillator clocks to complete. This leads to a $3.5-\mu \mathrm{s}$ conversion time. For a $20-\mathrm{MHz}$ SCLK, the minimum total cycle time is given by: $16 x(1 / 20 \mathrm{M})+14 x(1 / 4 \mathrm{M})+$ one SCLK $=4.35 \mu \mathrm{~s}$. An additional SCLK is added to account for the required CS and/or FS high time. These times specify the minimum cycle time for an active CS or FS signal. If violated, the conversion terminates, invalidating the next data output cycle. Table 1 gives the maximum SCLK frequency for a given supply voltage and operational mode.

## control via pin 1 (CS, SPI interface)

All devices are compatible with this mode operation. A falling CS initiates the cycle (for TLV2541, the FS input is tied to $\mathrm{V}_{\mathrm{DD}}$ ). CS remains low for the entire cycle time (sample+convert+one SCLK) and can then be released.

NOTE:
IMPORTANT: A single SCLK is required whenever CS is high.

## control via pin 1 (CS, DSP interface)

All devices are compatible with this mode of operation. The FS signal from a DSP is connected directly to the $\overline{C S}$ input of the ADC. A falling edge on the CS input initiates the cycle. (For the TLV2541, the FS input can be tied to $\mathrm{V}_{\mathrm{DD}}$, although better performance can be achieved when using the FS input for control. Refer to the next section.) The CS input should remain low for the entire cycle time (sample+convert+one SCLK) and can then be released.

NOTE:
IMPORTANT: A single SCLK is required whenever $\overline{C S}$ is high. This should be of little consequence, since SCLK is normally always present when interfacing with a DSP.

## control via pin 1 and pin 7 (CS and FS or FS only, DSP interface)

Only the TLV2541 is compatible with this mode of operation. The $\overline{C S}$ input to the ADC can be controlled via a general-purpose I/O pin from the DSP. The FS signal from the DSP is connected directly to the FS input of the ADC. A falling edge on CS, if used, releases the MSB on the SDO output. When CS is not used, the rising FS edge releases the MSB. The falling edge on the FS input while SCLK is high initiates the cycle. The CS and FS inputs should remain low for the entire cycle time (sample+convert+one SCLK) and can then be released.

## reference voltage

An external reference is applied via $\mathrm{V}_{\text {REF }}$. The voltage level applied to this pin establishes the upper limit of the analog inputs to produce a full-scale reading. The value of $\mathrm{V}_{\text {REF }}$ and the analog input should not exceed the positive supply or be less than GND, consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than $\mathrm{V}_{\text {REF }}$ and at zero when the input signal is equal to or lower than GND.

## power down and power up

Autopower down is built into these devices in order to reduce power consumption. The actual power savings depends on the inactive time between cycles and the power supply (loading) decoupling/storage capacitors. Power-down takes effect immediately after the conversion is complete. This is fast enough to provide some power savings between cycles with longer than 1 SCLK inactive time. The device power goes down to $5 \mu \mathrm{~A}$ within $0.5 \mu \mathrm{~s}$. To achieve the lowest power-down current (deep powerdown) of $1 \mu \mathrm{~A}$ requires 2 -ms inactive time between cycles. The power-down state is initiated at the end of conversion. These devices wake up immediately at the next falling edge of CS or the rising edge of FS .


Table 1. Modes of Operation and Data Throughput

| CONTROL PIN(s)/DEVICE | MAX SCLK (MHz) (50/50 duty cycle) |  | APPROXIMATE CONVERSION THROUGHPUT (ksps) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |
| CS control only (TLV2541 only) |  |  |  |  |
| For SPI interface ${ }^{\dagger}$ | 10 | 15 | 175 | 200 |
| For DSP interface (Use $\overline{\text { CS }}$ as FS) ${ }^{\ddagger}$ | 5 | 8 | 140 | 175 |
| $\overline{\text { CS }}$ and FS control (TLV2541 only) ${ }^{\text {§ }}$ |  |  |  |  |
| DSP interface | 15 | 20 | 200 | 200 |

[^0]
## absolute maximum ratings over operating free-air temperature (unless otherwise noted) ${ }^{\pi}$


Analog input voltage range $\ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ . ~ . ~ . ~ V ~ t o ~ V_{D D}+0.3 \mathrm{~V}$




I ................................................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16$ inch) from case for 10 seconds ................................ $260^{\circ} \mathrm{C}$
${ }^{\text {I }}$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ |  | 2.7 | 3.3 | 5.5 | V |
| Positive external reference voltage input, $\mathrm{V}_{\text {REFP }}$ (see Note 1) |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Analog input voltage (see Note 1) |  | 0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| High level control input voltage, $\mathrm{V}_{\mathrm{IH}}$ |  | 2.1 |  |  | V |
| Low-level control input voltage, $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.6 | V |
| Setup time, $\overline{C S}$ falling edge before first SCLK falling edge, $\mathrm{t}_{\text {su(CSL-SCLKL) }}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=4.5 \mathrm{~V}$ | 40 |  |  | ns |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=2.7 \mathrm{~V}$ | 70 |  |  |  |
| Hold time, CS falling edge after SCLK falling edge, $\mathrm{t}_{\mathrm{h}(\mathrm{SCLKL} \text {-CSL) }}$ |  | 5 |  |  | ns |
| Delay time, delay from $\overline{\text { CS }}$ falling edge to FS rising edge, $\mathrm{t}_{\mathrm{d}(\mathrm{CSL}-\mathrm{FSH})}$ (TLV2541 only) |  | 0.5 |  | 7 | SCLKs |
| Setup time, FS rising edge before SCLK falling edge, $\mathrm{t}_{\text {su(FSH-SCLKL) }}$ (TLV2541 only) |  | 0.35 |  |  | SCLKs |
| Hold time, FS high after SCLK falling edge, $\mathrm{th}_{\text {(SCLKL-FSL) }}$ (TLV2541 only) |  |  |  | 0.65 | SCLKs |
| Pulse width $\overline{\mathrm{CS}}$ high time, $\mathrm{t}_{\mathrm{w}\left(\mathrm{H}_{-} \mathrm{CS}\right)}$ |  | 100 |  |  | ns |
| Pulse width FS high time, $\mathrm{t}_{\mathrm{w}\left(\mathrm{H}_{\text {_ }} \mathrm{FS}\right)}$ (TLV2541 only) |  | 0.75 |  |  | SCLKs |
| SCLK cycle time, $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{t}_{\mathrm{c}(\text { SCLK) }}$ (maximum tolerance of $40 / 60$ duty cycle) |  | 90 |  | 10000 | ns |
| SCLK cycle time, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}(\text { SCLK })}$ (maximum tolerance of $40 / 60$ duty cycle) |  | 50 |  | 10000 | ns |
| Pulse width low time, $\mathrm{t}_{\mathrm{w}\left(\mathrm{L}_{-} \text {SCLK) }\right.}$ |  | 0.4 |  | 0.6 | SCLK |
| Pulse width high time, $\mathrm{t}_{\mathrm{w}(\mathrm{H} \text { _SCLK }}$ |  | 0.4 |  | 0.6 | SCLK |
| Hold time, hold from end of conversion to $\overline{\mathrm{CS}}$ high, $\mathrm{t}_{\mathrm{h}(\text { (EOC-CSH) }}$ (EOC is internal, indicates end of conversion time, $\mathrm{t}_{\mathrm{c}}$ ) |  |  | 0.05 |  | $\mu \mathrm{s}$ |
| Active $\overline{\mathrm{CS}}$ cycle time to reset internal MUX to AINO, $\mathrm{t}_{\text {(reset cycle) }}$ (TLV2542 only) |  | 4 |  | 7 | SCLKs |
| Delay time, delay from CS falling edge to SDO valid, $\mathrm{t}_{\mathrm{d}(\text { CSL-SDOV) }}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=4.5 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 40 | ns |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=2.7 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 70 |  |
| Delay time, delay from FS falling edge to SDO valid, $\mathrm{t}_{\mathrm{d}(\text { (FSL-SDOV) }}$ (TLV2541 only) | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=4.5 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 1 | ns |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=2.7 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 1 |  |
| Delay time, delay from SCLK rising edge to SDO valid, $\mathrm{t}_{\mathrm{d} \text { (SCLKH-SDOV) }}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=4.5 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 11 | ns |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=2.7 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 21 |  |
| Delay time, delay from 17th SCLK rising edge to SDO 3-state, $\mathrm{t}_{\mathrm{d}(\text { SCLK17H-SDOZ }}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=4.5 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 30 | ns |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{REF}=2.7 \mathrm{~V}, 25-\mathrm{pF}$ load |  |  | 60 |  |
| Conversion time, $\mathrm{t}_{\mathrm{c}}$ | Conversion clock $=$ internal oscillator | 2.1 | 2.6 | 3.5 | $\mu \mathrm{S}$ |
| Sampling time, $\mathrm{t}_{\text {(sample) }}$ | See Note 2 | 300 |  |  | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | TLV2541/2/5C | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | TLV2541/2/51 | -40 |  | 85 |  |

NOTES: 1. Analog input voltages greater than that applied to $\mathrm{V}_{\text {REF }}$ convert as all ones (111111111111), while input voltages less than that applied to GND convert as all zeros $(000000000000)$.
2. Minimal $t_{\text {(sample) }}$ is given by $0.9 \times 50 \mathrm{pF} \times\left(\mathrm{R}_{\mathrm{S}}+0.5 \mathrm{k} \Omega\right)$, where $\mathrm{R}_{\mathrm{S}}$ is the source output impedance.

## TLV2541, TLV2542, TLV2545

## 2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN

electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=2.7 \mathrm{~V}$ to 5.5 V (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$ at $30-\mathrm{pF}$ load |  | 2.4 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ at 30-pF load |  | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{LL}}=0.8 \mathrm{~mA}$ at 30-pF load |  |  |  | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=20 \mu \mathrm{~A}$ at 30-pF load |  |  |  | 0.1 | V |
| Ioz | Off-state output current (high-impedance-state) | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | $\overline{C S}=V_{D D}$ |  | 1 | 2.5 | $\mu \mathrm{A}$ |
|  |  | $V_{O}=0$ |  |  | -1 | -2.5 |  |
| $\mathrm{IIH}^{\text {H}}$ | High-level input current |  |  |  | 0.005 | 2.5 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | $\begin{array}{r} -0.00 \\ 5 \end{array}$ | 2.5 | $\mu \mathrm{A}$ |
| Icc | Operating supply current | CS at 0 V | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 1.3 | 1.5 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V |  | 0.85 | 0.95 |  |
| ICC(AUTOPWDN) | Autopower-down current $\mathrm{t}_{\text {(powerdown) }} \geq 0.5 \mu \mathrm{~s}$ | For all digital inputs, $0 \leq \mathrm{V}_{1} \leq 0.3 \mathrm{~V}$ or $\mathrm{V}_{1} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$, SCLK $=0, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V , Ext ref |  |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V, Ext ref |  |  |  | 2 |  |
|  | Deep autopower-down current $\mathrm{t}_{\text {(powerdown) }} \geq 2 \mathrm{~ms}$ | For all digital inputs, $0 \leq \mathrm{V}_{1} \leq 0.3 \mathrm{~V}$ or $\mathrm{V}_{1} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$, SCLK $=0, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V , Ext ref |  |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V |  |  |  | 1 |  |
|  | Selected analog input channel leakage current | Selected channel at $\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | Selected channel at 0 V |  |  |  | -1 |  |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | Analog inp |  | 20 | 45 | 50 | pF |
|  |  | Control Inputs |  |  | 5 | 25 |  |
|  | Input on resistance | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  |  |  | 500 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |  |  |  | 600 |  |
|  | Autopower down |  |  |  | 0.5 |  | SCLK |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
ac specifications ( $\mathrm{f}_{\mathrm{i}}=\mathbf{2 0} \mathbf{~ k H z}$ )

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-noise ratio +distortion | $200 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=5.5 \mathrm{~V}$ | 70 | 72 |  | dB |
|  | $150 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7 \mathrm{~V}$ | 68 | 71 |  |  |
| Total harmonic distortion | $200 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V}$ |  | -84 | -80 | dB |
|  | $150 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7 \mathrm{~V}$ |  | -84 | -80 |  |
| Effective number of bits | $200 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V}$ |  | 11.8 |  | Bits |
|  | $150 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7 \mathrm{~V}$ |  | 11.6 |  |  |
| SFDR Spurious free dynamic range | $200 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V}$ |  | -84 | -80 | dB |
|  | $150 \mathrm{KSPS}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7 \mathrm{~V}$ |  | -84 | -80 |  |
| Analog Input |  |  |  |  |  |
| Full-power bandwidth, -3 dB |  |  | 1 |  | MHz |
| Full-power bandwidth, -1 dB |  |  | 500 |  | kHz |

## external reference specifications

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference input voltage | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |  | 2 |  | $V_{D D}$ | V |
| Reference input impedance | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | $\overline{C S}=1, \quad$ SCLK $=0$ | 100 |  |  | $\mathrm{M} \Omega$ |
|  |  | $\overline{C S}=0, \quad$ SCLK $=20 \mathrm{MHz}$ | 20 | 25 |  | $\mathrm{k} \Omega$ |
|  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | $\overline{C S}=1, \quad$ SCLK $=0$ | 100 |  |  | $\mathrm{M} \Omega$ |
|  |  | $\overline{C S}=0, \quad$ SCLK $=20 \mathrm{MHz}$ | 20 | 25 |  | k $\Omega$ |
| Reference current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V}$, | $\overline{C S}=0, \quad$ SCLK $=20 \mathrm{MHz}$ |  | 100 | 400 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7 \mathrm{~V}$, | $\overline{C S}=0, \quad$ SCLK $=20 \mathrm{MHz}$ |  | 50 | 200 |  |
| Reference input capacitance |  | $\overline{\mathrm{CS}}=1, \quad$ SCLK $=0$ | 5 |  | 15 | pF |
|  | $V_{\text {DD }}=V_{\text {REF }}=5.5 \mathrm{~V}$ | $\overline{\mathrm{CS}}=0, \quad$ SCLK $=20 \mathrm{MHz}$ | 20 | 45 | 50 |  |
|  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=2.7 \mathrm{~V}$ | $\overline{\mathrm{CS}}=1, \quad$ SCLK $=0$ | 5 |  | 15 |  |
|  |  | $\overline{\text { CS }}=0, \quad$ SCLK $=20 \mathrm{MHz}$ | 20 | 45 | 50 |  |
| VREF Reference voltage | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |  |  |  | $V_{D D}$ | V |

dc specification, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=2.7 \mathrm{~V}$ to 5.5 V , SCLK frequency $=20 \mathrm{MHz}$ at $5 \mathrm{~V}, 15 \mathrm{MHz}$ at 3 V (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | $\begin{aligned} & \hline \text { UNIT } \\ & \hline \text { LSB } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INL | Integral linearity error (see Note 4) |  |  |  | $\pm 0.6$ | $\pm 1$ |  |
| DNL | Differential linearity error | See Note 3 |  |  | $\pm 0.5$ | $\pm 1$ | LSB |
| $E_{0}$ | Offset error (see Note 5) | See Note 3 | TLV2541/42 |  |  | $\pm 1.5$ | LSB |
|  |  |  | TLV2545 |  |  | $\pm 2.5$ |  |
| $E_{G}$ | Gain error (see Note 5) | See Note 3 | TLV2541/42 |  |  | $\pm 2$ | LSB |
|  |  |  | TLV2545 |  |  | $\pm 5$ |  |
| $E_{t}$ | Total unadjusted error (see Note 6) | See Note 3 | TLV2541/42 |  |  | $\pm 2$ | LSB |
|  |  |  | TLV2545 |  |  | $\pm 5$ |  |

NOTES: 3. Analog input voltages greater than that applied to $\mathrm{V}_{\text {REF }}$ convert as all ones (111111111111).
4. Linear error is the maximum deviation from the best straight line through the $A / D$ transfer characteristics.
5. Zero error is the difference between 000000000000 and the converted output for zero input voltage: full-scale error is the difference between 111111111111 and the converted output for full-scale input voltage.
6. Total unadjusted error comprises linearity, zero, and full-scale errors.

PARAMETER MEASUREMENT INFORMATION


Figure 6. TLV2541 Critical Timing (Control via CS and FS or FS only)


Figure 7. TLV2541 Critical Timing (Control via CS only, FS = 1)

## PARAMETER MEASUREMENT INFORMATION



Figure 8. TLV2542 Reset Cycle Critical Timing


Figure 9. TLV2542 and TLV2545 Conversion Cycle Critical Timing

TYPICAL CHARACTERISTICS


TYPICAL CHARACTERISTICS



Figure 16

TYPICAL CHARACTERISTICS
INTEGRAL NONLINEARITY ERROR
VS
DIGITAL OUTPUT CODES


Figure 17


Figure 18

## TYPICAL CHARACTERISTICS

INTEGRAL NONLINEARITY ERROR
vs
DIGITAL OUTPUT CODES


Figure 19


Figure 20

TYPICAL CHARACTERISTICS


Figure 21


Figure 22

## TYPICAL CHARACTERISTICS

SIGNAL-TO-NOISE + DISTORTION
vs
INPUT FREQUENCY


Figure 23
EFFECTIVE NUMBER OF BITS
vs
INPUT FREQUENCY


Figure 25

SIGNAL-TO-NOISE + DISTORTION
VS
INPUT FREQUENCY


Figure 24

EFFECTIVE NUMBER OF BITS
vs
INPUT FREQUENCY


Figure 26

## SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN

TYPICAL CHARACTERISTICS
TOTAL HARMONIC DISTORTION
vs
INPUT FREQUENCY


Figure 27
TOTAL HARMONIC DISTORTION
vs
INPUT FREQUENCY


Figure 28

## APPLICATION INFORMATION



Figure 29. Typical TLV2541 Interface to a TMS320 DSP

## SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN

## APPLICATION INFORMATION



[^1]Figure 30. Typical TLV2542/45 Interface to a TMS320 DSP
texas
PACKAGE OPTION ADDENDUM
INSTRUMENTS
www.ti.com
15-Jan-2023

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV2541CDGK | ACTIVE | VSSOP | DGK | 8 | 80 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | 0 to 70 | AGZ | Samples |
| TLV2541CDGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | 0 to 70 | AGZ | Samples |
| TLV2541ID | ACTIVE | SOIC | D | 8 | 75 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 25411 | Samples |
| TLV2541IDG4 | ACTIVE | SOIC | D | 8 | 75 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 25411 | Samples |
| TLV2541IDGK | ACTIVE | VSSOP | DGK | 8 | 80 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | AHA | Samples |
| TLV2541IDGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | AHA | Samples |
| TLV2541IDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 25411 | Samples |
| TLV2542CDGK | ACTIVE | VSSOP | DGK | 8 | 80 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | 0 to 70 | AHB | Samples |
| TLV2542ID | ACTIVE | SOIC | D | 8 | 75 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 25421 | Samples |
| TLV2542IDGK | ACTIVE | VSSOP | DGK | 8 | 80 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | AHC | Samples |
| TLV2542IDGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | AHC | Samples |
| TLV2542IDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 25421 | Samples |
| TLV2545CDGK | ACTIVE | VSSOP | DGK | 8 | 80 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | 0 to 70 | AHD | Samples |
| TLV2545ID | ACTIVE | SOIC | D | 8 | 75 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 25451 | Samples |
| TLV2545IDGK | ACTIVE | VSSOP | DGK | 8 | 80 | RoHS \& Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | AHE | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of $<=1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV2541CDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TLV2541IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TLV2541IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV2542IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TLV2542IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV2541CDGKR | VSSOP | DGK | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| TLV2541IDGKR | VSSOP | DGK | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| TLV2541IDR | SOIC | D | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| TLV2542IDGKR | VSSOP | DGK | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| TLV2542IDR | SOIC | D | 8 | 2500 | 350.0 | 350.0 | 43.0 |

## TUBE


— B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV2541CDGK | DGK | VSSOP | 8 | 80 | 331.47 | 6.55 | 3000 | 2.88 |
| TLV2541ID | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| TLV2541IDG4 | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| TLV2541IDGK | DGK | VSSOP | 8 | 80 | 331.47 | 6.55 | 3000 | 2.88 |
| TLV2542CDGK | DGK | VSSOP | 8 | 80 | 331.47 | 6.55 | 3000 | 2.88 |
| TLV2542ID | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| TLV2542IDGK | DGK | VSSOP | 8 | 80 | 331.47 | 6.55 | 3000 | 2.88 |
| TLV2545CDGK | DGK | VSSOP | 8 | 80 | 331.47 | 6.55 | 3000 | 2.88 |
| TLV2545ID | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| TLV2545IDGK | DGK | VSSOP | 8 | 80 | 331.47 | 6.55 | 3000 | 2.88 |



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed . 006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


SOLDER MASK DETAILS

NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


4214862/A 04/2023
NOTES:
PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.


LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9 . Size of metal pad may vary due to creepage requirement.


SOLDER PASTE EXAMPLE
SCALE: 15X

NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated


[^0]:    ${ }^{\dagger}$ See Figure 29(a).
    $\ddagger$ See Figure 29(b).
    § See Figure 29(c).

[^1]:    † For TLV2545 only

