TMCS1133 高精度 1MHz ホール効果電流センサ、±1100V 強化絶縁動作電圧、過電流検出、周囲磁界除去機能搭載

1 特長

- 高い連続電流能力:75A_{RMS}
- 堅牢な強化絶縁
  - 絶縁耐電圧:5000V_{RMS}
  - 強化動作電圧:1100V_{DC}
- 高精度
  - 感度誤差:± 0.3%
  - 感度ドリフト:± 20ppm/℃
  - オフセット誤差:± 1mV
  - オフセットのドリフト:± 20µV/℃
  - 非線形性:± 0.1%
- 低寿命ドリフト:±0.5% (最大値)
- 外部の磁界に対する高い耐性
- 小さい電源除去比:60dB
- 信号帯域幅:1MHz
- 小さい伝搬遅延:80ns
- 高速過電流検出応答:500ns
- 動作電源電圧範囲:3V～5.5V
- 双方向および単方向の電流センシング
- 複数の感度オプション:
  - TMCS1133x1A:25mV/A
  - TMCS1133B8A:33mV/A
  - TMCS1133x2A:50mV/A
  - TMCS1133x3A:75mV/A
  - TMCS1133x4A:100mV/A
  - TMCS1133x5A:150mV/A
- 安全関連認証 (予定)
  - UL 1577 部品認定プログラム
  - IEC/CB 62368-1

2 アプリケーション

- ソーラー・エネルギー
- EV (電気自動車) 充電
- 電源
- 産業用 AC/DC
- 過電流保護

3 概要

TMCS1133 は、業界をリードする絶縁性と精度を備えたガルバニック絶縁ホール効果電流センサです。入力電流に比例する出力電圧により、優れた直線性と、あらゆる感度オプションで低ドリフトを実現しています。ドリフト補償を内蔵した高精度のシグナル・コンディショニング回路は、温度範囲と寿命全体にわたって、システム・レベルのキャリブレーションを必要としない 2.5% 未満の最大合計誤差を達成しており、1 回限りの室温キャリブレーション (寿命と温度ドリフトの両方を含む) で、1.5% 未満の最大合計誤差を達成しています。

AC または DC 入力電流は内部導体を流れて磁界を生成し、内蔵のオンチップ・ホール効果センサにより測定します。コアレス構造のため、磁気コンセントレータは不要です。差動ホール・センサは、外部の浮遊磁界による干渉を排除します。導体抵抗が小さいと、測定可能な電流範囲が最大 ± 96A まで拡大すると同時に、電力損失を最小化し、放熱要件を緩和できます。5000V_{RMS} に耐える絶縁と、最小 8.1mm の沿面距離および空間距離により、最大 1100V_{DC} の信頼性の高い寿命の強化動作電圧を実現します。内蔵シールドにより、優れた同相除去と過渡耐性を実現しています。

固定感度とすることで、TMCS1133 は 3V～5.5V の単一電源で動作でき、レシオメトリック誤差をなくし、電源ノイズ除去を向上させています。

パッケージ情報 (1)

部品番号	パッケージ	パッケージ・サイズ (2)
TMCS1133	DVG (SOIC、10)	10.3mm × 10.3mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。
(2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。

ADVANCE INFORMATION



代表的なアプリケーション

ADVANCE INFORMATION

Table of Contents

ADVANCE INFORMATION

4 Device Comparison

表 4-1. Device Comparison

PRODUCT	SENSITIVITY	ZERO CURRENT OUTPUT VOLTAGE	I_{IN} LINEAR MEASUREMENT RANGE(1)	
			V_S = 5 V	V_S = 3.3 V
TMCS1133A1A	25 mV/A	2.5 V	±96 A(2)	–96 A to 28 A(2)
TMCS1133A2A	50 mV/A		±48 A(2)	–48 A to 14 A(2)
TMCS1133A3A	75 mV/A		±32 A	–32 A to 9.3 A
TMCS1133A4A	100 mV/A		±24 A	–24 A to 7 A
TMCS1133A5A	150 mV/A		±16 A	–16 A to 4.7 A
TMCS1133B1A	25 mV/A	1.65 V	–62 A to 130 A(2)	±62 A(2)
TMCS1133B8A	33 mV/A		–47 A to 98.5 A(2)	±47 A(2)
TMCS1133B2A	50 mV/A		–31 A to 65 A(2)	±31 A
TMCS1133B3A	75 mV/A		–20.7 A to 43.3 A(2)	±20.7 A
TMCS1133B4A	100 mV/A		–15.5 A to 32.5 A	±15.5 A
TMCS1133B5A	150 mV/A		–10.3 A to 21.7 A	±10.3 A
TMCS1133C1A	25 mV/A	0.33 V	–9.2 A to 183 A(2)	–9.2 A to 115 A(2)
TMCS1133C2A	50 mV/A		–4.6 A to 91.4 A(2)	–4.6 A to 57.4 A(2)
TMCS1133C3A	75 mV/A		–3.1 A to 60.9 A(2)	–3.1 A to 38.3 A(2)
TMCS1133C4A	100 mV/A		–2.3 A to 45.7 A(2)	–2.3 A to 28.7 A
TMCS1133C5A	150 mV/A		–1.5 A to 30.5 A	–1.5 A to 19.1 A

(1) Linear range limited by max output swing to power supply (3 V to 5.5 V) and ground, not by thermal limitations.
(2) Current levels must remain below both allowable continuous DC/RMS and transient peak current safe operating areas to not exceed device thermal limits.See the *Safe Operating Area* section.

ADVANCE INFORMATION

5 Pin Configuration and Functions



図 5-1. DVG Package 10-Pin SOIC Top View

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	IN+	Analog Input	Input current positive pin
2	IN–	Analog Input	Input current negative pin
3	GND	Analog	Ground
4	$\overline{\text{ALERT}}$	Digital Output	Sensor diagnostics PWM output, open-drain active low. Connect pin to GND if not used.
5	NC	-	Reserved. Pin can be connected to GND, VS, or left floating.
6	VOUT	Analog Output	Output voltage
7	$\overline{\text{OC}}$	Digital Output	Overcurrent output, open-drain active low. Connect pin to GND if not used.
8	VOC	Analog Input	Overcurrent threshold. Sets overcurrent threshold. Connect pin to VS if not used.
9	VS	Analog	Power supply
10	VS	Analog	Power supply

ADVANCE INFORMATION

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_S	Supply voltage		GND – 0.3	6	V
	Analog input	VOC	GND – 0.3	(V_S) + 0.3	V
	Analog output	VOUT			
	Digital output	$\overline{ALERT}$, $\overline{OC}$			
	No Connection	NC			
T_J	Junction temperature		–65	165	°C
T_{stg}	Storage temperature		–65	165	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_S	Operating supply voltage	3	5	5.5	V
T_A (1)	Operating free-air temperature	–40		125	°C

(1) Input current safe operating area is constrained by junction temperature. Recommended condition based on use with the *TMCS1133xEVM*. Input current rating is derated for elevated ambient temperatures.

6.4 Thermal Information

THERMAL METRIC(1)		TMCS1133(2) DVG (SOIC-W-10) 10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	10.1	
Ψ_{JT}	Junction-to-top characterization parameter	4.4	
Ψ_{JB}	Junction-to-board characterization parameter	8.3	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2) Applies when device is mounted on *TMCS1133xEVM*. For more details, see the Safe Operating Area section.

ADVANCE INFORMATION

6.5 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance(1)	Shortest terminal-to-terminal distance through air	8.1	mm
CPG	External creepage(1)	Shortest terminal-to-terminal distance across the package surface	8.1	mm
CTI	Comparative tracking index	DIN EN 60112; IEC 60112	600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V_{RMS}	I-IV	
		Rated mains voltage ≤ 300 V_{RMS}	I-IV	
		Rated mains voltage ≤ 600 V_{RMS}	I-IV	
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar), Basic Isolation	2070	V_{PK}
		AC voltage (bipolar), Reinforced Isolation	1100	
V_{IOWM}	Maximum basic isolation working voltage	AC voltage (sine wave)	1464	V_{RMS}
		DC voltage	2070	V_{DC}
	Maximum reinforced isolation working voltage	AC voltage (sine wave)	778	V_{RMS}
		DC voltage	1100	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	V_{TEST} = √2 x V_{ISO}, t = 60 s (qualification); V_{TEST} = 1.2 × V_{IOTM}, t = 1 s (100% production)	7071	V_{PK}
V_{IOSM}	Maximum surge isolation voltage(2)	Test method per IEC 62368-1, 1.2/50 µs waveform, V_{TEST} = 1.3 × V_{IOSM} (qualification)	10000	V_{PK}
q_{pd}	Apparent charge(3)	Method a: After I/O safety test subgroup 2/3, V_{ini} = V_{IOTM}, t_{ini} = 60 s; $V_{pd(m)}$ = 1.2 × V_{IORM}, t_m = 10 s	≤5	pC
		Method a: After environmental tests subgroup 1, V_{ini} = V_{IOTM}, t_{ini} = 60 s; $V_{pd(m)}$ = 1.2 × V_{IORM}, t_m = 10 s	≤5	
		Method b3: At routine test (100% production) and preconditioning (type test) V_{ini} = 1.2 × V_{IOTM}, t_{ini} = 1 s; $V_{pd(m)}$ = 1.2 × V_{IOTM}, t_m = 1 s	≤5	
C_{IO}	Barrier capacitance, input to output(4)	V_{IO} = 0.4 sin (2πft), f = 1 MHz	0.6	pF
R_{IO}	Isolation resistance, input to output(4)	V_{IO} = 500 V, T_A = 25°C	>10^{12}	Ω
		V_{IO} = 500 V, 100°C ≤ T_A ≤ 125°C	>10^{11}	Ω
		V_{IO} = 500 V at T_S = 150°C	>10^9	Ω
	Pollution degree		2	
UL 1577				
V_{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO}, t = 60 s (qualification); V_{TEST} = 1.2 × V_{ISO}, t = 1 s (100% production)	5000	V_{RMS}

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of the board design to make sure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
(2) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
(3) Apparent charge is electrical discharge caused by a partial discharge (pd).
(4) All pins on each side of the barrier tied together creating a two-terminal device

ADVANCE INFORMATION

6.6 Electrical Characteristics

at T_A = 25°C, V_S = 5V on TMCS1133AxA, V_S = 3.3V on TMCS1133BxA and TMCS1133CxA (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
R_{IN}	Input Conductor Resistance	IN+ to IN–		0.7		mΩ
R_{IN}	Input conductor resistance temperature drift	T_A= –40ºC to +125ºC		2.1		µΩ/°C
$I_{IN,MAX}$	Maximum Continuous Input Current(1)	T_A= 25ºC		82		A_{RMS}
		T_A= 125ºC		44		
OUTPUT						
S	Sensitivity	TMCS1133x1A		25		mV/A
		TMCS1133x8A		33		
		TMCS1133x2A		50		
		TMCS1133x3A		75		
		TMCS1133x4A		100		
		TMCS1133x5A		150		
e_S	Sensitivity Error	0.05 V ≤ V_{OUT} ≤ V_S – 0.2 V		±0.3%	±0.75%	
$S_{drift,therm}$	Sensitivity Thermal Drift	0.05 V ≤ V_{OUT} ≤ V_S – 0.2 V, T_A = –40°C to 125°C		±20	±50	ppm/°C
$S_{drift,life}$	Sensitivity Lifetime Drift	0.05 V ≤ V_{OUT} ≤ V_S – 0.2 V		±0.2%	±0.5%	
e_{NL}	Nonlinearity Error	V_{OUT} = 0.1 V to V_S – 0.1 V		±0.1%		
$V_{OUT,0A}$	Zero Current Output Voltage	TMCS1133AxA, I_{IN} = 0A		2.5		V
		TMCS1133BxA, I_{IN} = 0A		1.65		
		TMCS1133CxA, I_{IN} = 0A		0.33		
V_{OE}	Output Voltage Offset Error	TMCS1133x1A, I_{IN} = 0A		±1	±5	mV
		TMCS1133x8A, I_{IN} = 0A		±1.2	±6	
		TMCS1133x2A, I_{IN} = 0A		±1.5	±8	
		TMCS1133x3A, I_{IN} = 0A		±2	±10	
		TMCS1133x4A, I_{IN} = 0A		±3	±15	
		TMCS1133x5A, I_{IN} = 0A		±4	±20	
$V_{OE,drift}$	Output Voltage Offset Drift	TMCS1133x1A, I_{IN} = 0A, T_A = –40°C to 125°C		±20	±50	µV/°C
		TMCS1133x8A, I_{IN} = 0A, T_A = –40°C to 125°C		±22	±60	
		TMCS1133x2A, I_{IN} = 0A, T_A = –40°C to 125°C		±25	±70	
		TMCS1133x3A, I_{IN} = 0A, T_A = –40°C to 125°C		±30	±100	
		TMCS1133x4A, I_{IN} = 0A, T_A = –40°C to 125°C		±40	±115	
		TMCS1133x5A, I_{IN} = 0A, T_A = –40°C to 125°C		±50	±130	
PSRR	Power Supply Rejection Ratio	Input Referred, V_S = 3 V to 5.5 V, T_A= –40ºC to 125ºC		±40	±80	mA/V
CMTI	Common Mode Transient Immunity	V_{CM} = 1000V, ΔV_{OUT} < 200mV, 1µs	75	150		kV/µs
CMRR	Common Mode Rejection Ratio	Input Referred, DC to 60Hz		5		µA/V
CMFR	Common Mode Field Rejection	Uniform External Magnetic Field, Input Referred, DC to 1kHz			10	mA/mT
	Input Noise Density	Input Referred, Full Bandwidth		150		µA/√Hz
$C_{L,MAX}$	Maximum capacitive load	VOUT to GND		4.7		nF
	Short circuit output current	VOUT short to GND, short to V_S		90		mA
$Swing_{VS}$	Swing to V_S power supply rail	R_L = 10 kΩ to GND, T_A= –40ºC to 125ºC		V_S – 0.02	V_S – 0.1	V
$Swing_{GND}$	Swing to GND			V_{GND} + 5	V_{GND} + 10	mV

ADVANCE INFORMATION

at T_A = 25°C, V_S = 5V on TMCS1133AxA, V_S = 3.3V on TMCS1133BxA and TMCS1133CxA (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BANDWIDTH & RESPONSE						
BW	Analog Bandwidth	- 3dB Gain		1		MHz
SR	Slew Rate(2)	Output rate of change between reaching 10% and 90% of final value as shown in Figure 8-2 with a 100ns input step.		4		V/µs
t_r	Response Time(2)	Time between input and output reaching 90% of final values, as shown in Figure 8-2 with a 100ns input step and a 1V output transition.		300		ns
t_r	Propagation Delay(2)	Time between input and output reaching 10% of final values as shown in Figure 8-2 with a 100ns input step and a 1V output transition.		80		ns
	Current Overload Recovery Time			300		ns
OVER CURRENT DETECTION						
V_{OC}	Over Current Detection Threshold Voltage	V_{OC} = S x I_{OC} / 2.5	0.3		V_S	V
	Over Current Hysteresis	TMCS1133x1A		5		A
		TMCS1133x8A		5		
		TMCS1133x2A		3.5		
		TMCS1133x3A		3.5		
		TMCS1133x4A		2.5		
		TMCS1133x5A		2.5		
	I_{OC} error	T_A = 25°C		±5%	±10%	
		T_A = –40°C to 125°C		±7%	±15%	
	Over Current Detection Response Time	I_{IN} step = 120% of I_{OC}		200	500	ns
DIAGNOSTICS						
$\overline{ALERT}$	Output Frequency			8		kHz
	Output Duty Cycle, Active Low	Thermal Alert		80		%
		Sensor Alert		50		
		Thermal & Sensor Alert		20		
POWER SUPPLY						
V_S	Supply voltage	T_A = –40ºC to +125ºC	3.0		5.5	V
I_Q	Quiescent current	T_A = 25ºC		11	14	mA
		T_A = –40ºC to +125ºC			14.5	mA
	Power on time	Time from V_S > 3 V to valid output		27.5		ms

(1) Thermally limited by junction temperature. Applies when device mounted on *TMCS1133xEVM*. For more details, see the Safe Operating Area section.
(2) Refer to the Transient Response section for details on transient response of the device.

ADVANCE INFORMATION

7 Parameter Measurement Information

7.1 Accuracy Parameters

The ideal first-order transfer function of the TMCS1133 is given by 式 1, where the output voltage is a linear function of input current. The accuracy of the device is quantified both by the error terms in the transfer function parameters, as well as by nonidealities that introduce additional error terms not in the simplified linear model. See *Total Error Calculation Examples* for example calculations of total error, including all device error terms.

$$V_{OUT} = (I_{IN} \times S) + V_{REF} \quad (1)$$

where

- V_{OUT} is the analog output voltage.
- I_{IN} is the isolated input current.
- S is the sensitivity of the device.
- V_{REF} is the zero current reference output voltage for the device variant.

7.1.1 Sensitivity Error

Sensitivity is the proportional change in the sensor output voltage due to a change in the input conductor current. This sensitivity is the slope of the first-order transfer function of the sensor (see 図 7-1). The sensitivity of the TMCS1133 is tested and calibrated at the factory for high accuracy.



図 7-1. Sensitivity, Offset, and Nonlinearity Error

Deviation from ideal sensitivity is quantified by sensitivity error, defined in 式 2 as the percent variation of the best-fit measured sensitivity from the ideal sensitivity.

$$e_S = \frac{(S_{fit} - S_{ideal})}{S_{ideal}} \quad (2)$$

where

- e_S is the sensitivity error.
- S_{fit} is the best fit sensitivity.
- S_{Ideal} is the ideal sensitivity.

Sensitivity thermal drift $S_{drift,therm}$ is the change in sensitivity with temperature and is reported in ppm/°C. To calculate sensitivity error at any given temperature, T, use 式 3 to multiply the sensitivity thermal drift by the change in temperature from 25°C and add it to sensitivity error at 25°C.

$$e_{S,\,\Delta T} = e_{S,\,25°C} + (S_{drift,\,therm} \times \Delta T) \quad (3)$$

where

- $S_{drift,therm}$ is the sensitivity drift over temperature in ppm/°C.
- ΔT is the change in device temperature from 25°C.

Sensitivity lifetime drift $S_{drift,life}$ is the change in sensitivity due to operational and environmental stresses over the entire lifetime of the device, and is reported as a worst-case percentage change in sensitivity over lifetime at 25°C.

7.1.2 Offset Error and Offset Error Drift

Offset error is the deviation from the ideal output with zero input current flowing through the current sensor and most often limits measurement accuracy at low input current levels. Offset error can be referred to the output as offset voltage error or referred to the input as offset current error. When divided by device sensitivity, S, output voltage offset error V_{OE} is input referred as input current offset error I_{OS} (see 式 4). Offset error referred to the input (RTI) allows for more direct comparisons or offset error with input current. Regardless of whether offset error is referred to the input as current offset error I_{OS}, or to the output as voltage offset error V_{OE}, offset error is a single error source and should only be included once in either input referred, or output referred error calculations.

$$I_{OS} = \frac{V_{OE}}{S} \tag{4}$$

The output voltage offset error V_{OE} of the TMCS1133 is the difference between the zero current output voltage $V_{OUT,0A}$ and the zero current output reference voltage V_{REF} (see 式 5).

$$V_{OE} = V_{OUT,0A} - V_{REF} \tag{5}$$

The output offset error V_{OE} includes magnetic offset error in the Hall sensor, offset voltage error in the signal chain, and offset error in the internal zero current output reference voltage V_{REF}.

Offset drift is the change in the offset as a function of temperature, T. Output offset drift is reported in µV/°C. To calculate offset error at any given temperature, multiply the offset drift by the change in temperature and add it to offset error at 25°C (see 式 6).

$$V_{OE,\Delta T} = V_{OE,25°C} + \left(V_{OE,drift} \times \Delta T\right) \tag{6}$$

where

- $V_{OE,drift}$ is the output voltage offset drift with temperature in µV/°C.
- ΔT is the change in device temperature from 25°C.

7.1.3 Nonlinearity Error

Nonlinearity is the deviation of the output voltage from a linear relationship to the input current. Nonlinearity voltage, as shown in 図 7-1, is the maximum voltage deviation from the best-fit line based on measured parameters (see 式 7).

$$V_{NL} = V_{OUT,meas} - \left[\left(I_{meas} \times S_{fit}\right) + V_{OUT,0A}\right] \tag{7}$$

where

- $V_{OUT,meas}$ is the voltage output at maximum deviation from best fit.
- I_{meas} is the input current at maximum deviation from best fit.
- S_{fit} is the best-fit sensitivity of the device.
- $V_{OUT,0A}$ is the device zero current output voltage.

Nonlinearity error for the TMCS1133 is specified as a percentage of the full-scale output range, V_{FS} (see 式 8).

ADVANCE INFORMATION

$$e_{NL} = \frac{V_{NL}}{V_{FS}} \quad (8)$$

7.1.4 Power Supply Rejection Ratio

Power supply rejection ratio (PSRR) is the change in device offset due to variations in supply voltage. Use 式 9 to calculate input referred offset errors caused by supply variations on TMCS1133AxA devices, and use 式 10 to calculate input referred offset errors caused by supply variations on TMCS1133BxA and TMCS1133CxA devices.

$$e_{PSRR} = \frac{PSRR \times (V_S - 5)}{I_{IN}} \quad (9)$$

$$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}} \quad (10)$$

where

- V_S is the operational supply voltage.
- S is the device sensitivity.

7.1.5 Common-Mode Rejection Ratio

Common-mode rejection ratio (CMRR) quantifies the effective input current error due to a varying voltage on the isolated input of the device. Due to magnetic coupling and galvanic isolation of the current signal, the TMCS1133 has very high rejection of input common-mode voltage. Use 式 11 to calculate the percent error contribution from the input common-mode variation.

$$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \quad (11)$$

where

- CMRR is the input-referred common-mode rejection in µA/V.
- V_{CM} is the operational AC or DC voltage on the input of the device.

7.1.6 External Magnetic Field Errors

The TMCS1133 has stray field-rejection capabilities that suppress interference from external magnetic fields generated by adjacent high-current carrying conductors, nearby motors, magnets, or any other sources of stray magnetic fields. Common-mode field rejection (CMFR) quantifies the effective input-referred error caused by stray magnetic fields. Use 式 12 to calculate percentage error contributions from stray external magnetic fields, B_{EXT}.

$$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}} \quad (12)$$

where

- B_{EXT} is the intensity of the external magnetic field in mT.
- CMRF is the common-mode field rejection in mA/mT.

ADVANCE INFORMATION

7.2 Transient Response Parameters

図 7-2 shows the critical TMCS1133 transient step response parameters. Propagation delay, t_{pd}, is the time period between the input current waveform reaching 10% of its final value and the output voltage, V_{OUT}, reaching 10% of its final value. Response time, t_r, is the time period between the input current reaching 90% of its final value and the output voltage reaching 90% of its final value, for an input current step sufficient to cause a 1V change in the output voltage. Slew rate, SR, is defined as the maximum rate of change in the output voltage during the sufficiently fast input current step.



図 7-2. Transient Step Response

7.2.1 CMTI, Common-Mode Transient Immunity

CMTI is the capability of the device to tolerate a rising or falling voltage step on the input without disturbance on the output signal. The device is specified for the maximum common-mode transition rate under which the output signal will not experience a greater than 200-mV disturbance that lasts longer than 1 µs. Higher edge rates than the specified CMTI can be supported with sufficient filtering or blanking time after common-mode transitions.

ADVANCE INFORMATION

7.3 Safe Operating Area

The isolated input current safe operating area (SOA) of the TMCS1133 is constrained by self-heating due to power dissipation in the input conductor. Depending upon the use case, the SOA is constrained by multiple conditions, including exceeding maximum junction temperature, Joule heating in the leadframe, or leadframe fusing under extremely high currents. These mechanisms depend on pulse duration, amplitude, and device thermal states.

Current SOA strongly depends on the thermal environment and design of the system-level board. Multiple thermal variables control the transfer of heat from the device to the surrounding environment, including air flow, ambient temperature, and printed circuit board (PCB) construction and design. All ratings are for a single TMCS1133 device mounted on the TMCS1133xEVM with no air flow under specified ambient temperature conditions. Device use profiles must satisfy continuous current conduction SOA capabilities for the thermal environment planned for system operation.

7.3.1 Continuous DC or Sinusoidal AC Current

The longest thermal time constants of device packaging and PCBs are in the order of seconds; therefore, any continuous DC or sinusoidal AC periodic waveform with a frequency higher than 1 Hz can be evaluated based on the RMS continuous-current levels. The continuous-current capability has a strong dependence upon the operating ambient temperature range expected in operation. 図 7-3 shows the maximum continuous current-handling capability of the device on the TMCS1133xEVM. Current capability falls off at higher ambient temperatures because of the reduced thermal transfer from junction-to-ambient and increased power dissipation in the leadframe. By improving the thermal design of an application, the SOA can be extended to higher currents at elevated temperatures. Using larger and heavier copper power planes, providing air flow over the board, or adding heat sinking structures to the area of the device can all improve thermal performance.



図 7-3. Maximum Continuous RMS Current vs Ambient Temperature

ADVANCE INFORMATION

8 Detailed Description

8.1 Overview

The TMCS1133 is a precision Hall-effect current sensor, featuring up to 1100V reinforced isolation working voltage, ambient field rejection, high current carrying capability with less than 2.5% maximum total lifetime error with no system level calibration, or less than 1.5% maximum total error with a one-time room temperature calibration (including both temperature and lifetime drift). Numerous device options are provided for both unidirectional and bidirectional current measurements. Input current flows through a conductor between the isolated input current pins. The conductor has a 0.67-mΩ resistance at room temperature and accommodates up to $40A_{RMS}$ continuous current at 125°C ambient temperature when used with printed circuit boards of comparable thermal design as the TMCS1133xEVM. The low-ohmic leadframe path reduces power dissipation compared to alternative current measurement methodologies, and does not require any external passive components, isolated supplies, or control signals on the high-voltage side. The magnetic field generated by the input current is sensed by a Hall sensor and amplified by a precision signal chain. The device can be used for both AC and DC current measurements and has a bandwidth of 1 MHz. There are multiple bidirectional and unidirectional fixed-sensitivity device variants to choose from, providing a wide option of linear sensing ranges from ±10 A to ±96 A, and the TMCS1133 can operate with a low voltage supply from 3 V to 5.5 V. The TMCS1133 is optimized for high accuracy and temperature stability, with both offset and sensitivity compensated across the entire operating temperature range.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Current Input

Input current to the TMCS1133 passes through the isolated high-voltage side of the package leadframe in to and out of the IN+ and IN– pins. The current flowing through the package generates a magnetic field that is proportional to the input current, which is measured by an integrated on-chip galvanically isolated, precision, Hall sensor. As a result of the electrostatic shielding on the Hall sensor die, only the magnetic field generated by the input current is measured, thus limiting input voltage switching pass-through to the circuitry. This configuration allows for direct measurement of currents with high-voltage transients without signal distortion on the current-sensor output. The leadframe conductor has a nominal resistance of 0.67 mΩ at 25°C, and has a typical positive temperature coefficient as defined in *Electrical Characteristics*.

8.3.2 Input Isolation

The separation between the input conductor and the Hall sensor die due to the TMCS1133 construction provides inherent galvanic isolation between package pins 1 and 2 on the high-voltage input side, and package pins 3 through 10 on the low-voltage output side. Insulation capability is defined according to certification agency definitions and using industry-standard test methods as defined in *Insulation Specifications*. Assessment of

ADVANCE INFORMATION

device lifetime working voltages follow the VDE 0884-11 standard for reinforced insulation, requiring time-dependent dielectric breakdown (TDDB) data-projection failure rates of less than 1 part per million (ppm), and a minimum insulation lifetime of 30 years. The VDE standard also requires additional safety margins of 20% for working voltage, and 30% for insulation lifetime, translating into a minimum required lifetime of 39 years at 900 V_{RMS} for the TMCS1133.

8.3.3 Ambient Field Rejection

The TMCS1133 is designed to provide high levels of current measurement accuracy in harsh environments. Immunity to interference from stray magnetic fields allows for use in close proximity to high current carrying traces, motor windings, inductors, or any other erroneous source of stray magnetic fields. The TMCS1133 incorporates differential Hall sensors that are strategically located and configured to reject interference from stray external magnetic fields. Ambient Field Rejection (AFR) limited only by Hall element matching and package leadframe coupling reduces errors from stray magnetic fields.

8.3.4 High-Precision Signal Chain

The TMCS1133 uses a precision, low-drift signal chain with proprietary sensor linearization techniques to provide a highly accurate and stable current measurement across the full temperature range and lifetime of the device. The device is fully tested and calibrated at the factory to account for any variations in either silicon processing, assembly or packaging of the device. The full signal chain provides a fixed sensitivity voltage output that is proportional to the current flowing through the leadframe of the isolated input.

8.3.4.1 Temperature Stability

The TMCS1133 includes a proprietary temperature compensation technique which results in significantly improved parametric drift across the full temperature range. This compensation technique accounts for changes in ambient temperature, self-heating, and package stress. A zero-drift signal chain architecture along with Hall sensor temperature compensation methods enable stable sensitivity while minimizing offset errors across temperature. System-level performance is drastically improved across required operating conditions.

8.3.4.2 Lifetime and Environmental Stability

In addition to large thermal drift, typical magnetic current sensors suffer an additional 2% to 3% drift in sensitivity due to aging over the lifetime of the device. The same proprietary compensation techniques used in the TMCS1133 to reduce temperature drift are also used to greatly reduce lifetime drift due to aging from stress and environmental conditions especially at high operating temperatures. As shown in the *Electrical Characteristics*, the TMCS1133 has industry leading lifetime sensitivity drift realized after Highly Accelerated Stress Tests (HAST) at 130°C and 85% relative humidity (RH) during standard three lot AEC-Q100 qualifications. Low sensitivity and offset drift within the bounds specified in the *Electrical Characteristics* are also observed after 1000 hour, 125°C high temperature operating life stress tests are performed as prescribed by AEC-Q100 qualifications. These tests mimic typical device lifetime operation, and show device performance variation due to aging is vastly improved compared with typical magnetic current sensors.

8.3.5 Internal Reference Voltage

The TMCS1133 has a precision internal reference that determines the zero current output voltage, $V_{OUT,0A}$. Overall current sensing dynamic range can be optimized by choosing either of the three different zero current output voltage options listed in the *Device Comparison* table. These extremely low-drift precision zero current reference options listed in 式 13, 式 14, and 式 15 provide for precise bidirectional or unidirectional current measurements using various supply voltages ranging between 3.0 V to 5.5 V.

- TMCS1133AxA ➔ $V_{OUT,0A} = V_{REF} = 2.5$ V (13)
- TMCS1133BxA ➔ $V_{OUT,0A} = V_{REF} = 1.65$ V (14)
- TMCS1133CxA ➔ $V_{OUT,0A} = V_{REF} = 0.33$ V (15)

ADVANCE INFORMATION

8.3.6 Current-Sensing Measurable Ranges

The zero current reference voltage, V_{REF}, along with device sensitivity, S, and supply voltage, V_S, determine the linear input current measurement range of the device as listed in the *Device Comparison* table. The maximum linear output voltage, $V_{OUT,max}$, is limited by the exceptional near-to-supply output voltage swing, $Swing_{VS}$, of the TMCS1133 as defined in the *Electrical Characteristics* table and shown in 式 16.

$$V_{OUT,\,max} = V_S - Swing_{VS} \tag{16}$$

The minimum linear output voltage, $V_{OUT,min}$, is limited by the exceptional near-to-ground linear output swing, $Swing_{GND}$, as is also defined in the *Electrical Characteristics* table and shown in 式 17.

$$V_{OUT,\,min} = Swing_{GND} \tag{17}$$

Overall maximum dynamic range can be optimized with proper device selection by referring minimum and maximum linear output voltage swing to minimum and maximum linear input current range by dividing output voltage by sensitivity, S (see 式 18 and 式 19).

$$I_{IN,\,max+} = \frac{(V_{OUT,\,max} - V_{OUT,\,0A})}{S} \tag{18}$$

$$I_{IN,\,max-} = \frac{(V_{OUT,\,0A} - V_{OUT,\,min})}{S} \tag{19}$$

where

- $I_{IN,max+}$ is the maximum linear measurable positive input current.
- $I_{IN,max–}$ is the maximum linear measurable negative input current.
- S is the sensitivity of the device variant.
- $V_{OUT,0A}$ is the appropriate zero current output voltage.

As an example for determining linear input current measurement range, consider the TMCS1133A2A, TMCS1133B2A and TMCS1133C2A, all with 50 mV/A sensitivity as shown in the *Device Comparison* table. When used with a 5V supply, the TMCS1133A2A has a balanced ±48A bidirectional linear current measurement range about the 2.5V zero current output reference voltage, V_{REF}, as shown in 図 8-1. When used with a 3.3V supply, the TMCS1133B2A has a balanced ±31A bidirectional linear current measurement range about the 1.65V zero current output reference voltage. If used with a 5V supply, the linear current measurement range of the TMCS1133B2A can be extended from –31 A to +65 A as shown in 図 8-1. The TMCS1133C2A with a 0.33V zero current reference voltage is intended for measuring unidirectional currents. When used with a 3.3V supply the TMCS1133C2A has a unidirectional linear current measurement range from –5 A to +57 A which can be extended from –5 A to +91.4 A when used with a 5V supply.

ADVANCE INFORMATION



図 8-1. Output Voltage Relationship to Input Current for TMCS1133x2A

8.3.7 Overcurrent Detection

In addition to a fast precision analog signal response, the TMCS1133 also offers a fast digital overcurrent response. The Overcurrent Detection (OCD) circuit provides a comparator output that can be used to trigger a warning or system shutdown to prevent damage that may occur in the event of excessive current flow caused by shorts circuits, motor stalls, or other system conditions. This fast digital response can be configured on both bidirectional and unidirectional devices to trip either inside or outside the analog measurement range. When set up to trigger outside the analog measurement range, this fast digital overcurrent output $\overline{OC}$ along with the precision analog output VOUT allows the user to optimize of control-loop dynamic range.

The desired overcurrent threshold I_{OC} is set by applying an external voltage V_{OC} to the VOC pin according to 式 20.

$$V_{OC} = \frac{S \times I_{OC}}{2.5} \tag{20}$$

where

- S is the device sensitivity in mV/A.
- I_{OC} is the desired overcurrent threshold.
- V_{OC} is the voltage applied that sets the overcurrent threshold.

A digital-to-analog converter (DAC) can be used to set the desired overcurrent threshold I_{OC}, or a simple external resistor divider circuit can be used as shown in 図 8-2. For example, to set the desired overcurrent threshold to I_{OC} = ±50 A on the bidirectional TMCS1133A3A or TMCS1133B3A devices, or to I_{OC} = 50 A on the unidirectional TMCS1133C3A device, resistors R1 and R2 should be sized to apply a voltage V_{OC} = 1.5 V to the VOC pin according to 式 20.

with

- TMCS1133A3A, TMCS1133B3A and TMCS1133C3A device sensitivity, **S = 75 mV/A**.
- Desired overcurrent threshold, **I_{OC} = 50 A**.
- Applied overcurrent threshold voltage **V_{OC} = 1.5 V**.



図 8-2. User Configurable Overcurrent Threshold

図 8-3 shows the overcurrent digital output $\overline{OC}$ response as active-low. When the input current exceeds $\pm I_{OC}$ on a bidirectional device, the fast $\overline{OC}$ pin is pulled low. The input current must return to within $\pm I_{OC}$ by more than a hysteresis current I_{Hys} before the $\overline{OC}$ pin resets back to the normal high-state.



図 8-3. Overcurrent Detection Diagram

ADVANCE INFORMATION

8.3.8 Sensor Diagnostics

Built-in self-diagnostic features are incorporated in the TMCS1133 to warn when operating conditions might invalidate current sensor measurements. Two critical conditions being monitored are sensor temperature and sensitivity.

Thermal Alert

High levels of input current can generate excessive heat inside the TMCS1133. A thermal alert occurs when internal temperature is close to or has exceeded the maximum allowed 165°C junction temperature.

Sensor Alert

In addition to temperature, sensor sensitivity and offset are constantly being monitored inside the TMCS1133. A sensor alert occurs in the unlikely event Hall sensor sensitivity or offset is out of range compared with factory set limits.

The active-low 10-kHz PWM output signal shown in 図 8-4 can be decoded to indicate which, neither, or both of the thermal and sensor operating condition warnings exist.



図 8-4. Sensor Diagnostics Waveform

8.4 Device Functional Modes

8.4.1 Power-Down Behavior

As a result of the inherent galvanic isolation of the device, very little consideration must be paid to powering down the device, as long as the limits in the *Absolute Maximum Ratings* table are not exceeded on any pins. The isolated current input and the low-voltage signal chain can be decoupled in operational behavior, as either can be energized with the other shut down, as long as the isolation barrier capabilities are not exceeded. The low-voltage power supply can be powered down while the isolated input is still connected to an active high-voltage signal or system.

ADVANCE INFORMATION

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The key feature sets of the TMCS1133 provide significant advantages in any application where an isolated current measurement is required.

- Galvanic isolation provides a high isolated working voltage and excellent immunity to input voltage transients.
- Hall based measurement simplifies system level solution without the need for a power supply on the high-voltage (HV) side.
- An input current path through the low impedance conductor minimizes power dissipation.
- Excellent accuracy and low temperature drift eliminate the need for multipoint calibrations without sacrificing system performance.
- A wide operating supply range enables a single device to function across a wide range of voltage levels.

These advantages increase system-level performance while minimizing complexity for any application where precision current measurements must be made on isolated currents. Specific examples and design requirements are detailed in the following section.

9.1.1 Total Error Calculation Examples

Total error can be calculated for any arbitrary device condition and current level. Error sources considered should include input-referred offset current, power-supply rejection, input common-mode rejection, sensitivity error, nonlinearity, and the error caused by any external fields. Compare each of these error sources in percentage terms, as some are significant drivers of error and some have inconsequential impact to current error. Offset (式 21), CMRR (式 22), PSRR (式 23), and external field error (式 24) are all referred to the input, and so, are divided by the actual input current I_{IN} to calculate percentage errors. For calculations of sensitivity error and nonlinearity error, the percentage limits explicitly specified in the *Electrical Characteristics* table can be used.

$$e_{Ios} = \frac{I_{OS}}{I_{IN}} = \frac{V_{OE}}{S \times I_{IN}} \tag{21}$$

$$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \tag{22}$$

$$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}} \tag{23}$$

$$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}} \tag{24}$$

When calculating error contributions across temperature, only offset error and sensitivity error contributions vary significantly. To determine the offset error across temperature, use 式 25 to calculate total input-referred offset error current, I_{OS}, at any ambient temperature, T_A.

$$e_{Ios,\,\Delta T} = \frac{V_{OE,\,25°C} + \left(V_{OE,\,drift} \times \Delta T\right)}{S \times I_{IN}} \tag{25}$$

where

ADVANCE INFORMATION

- $V_{OE,25°C}$ is the output referred offset error at 25°C.
- $V_{OE,drift}$ is the output referred offset drift with temperature in µV/°C.
- ΔT is the change in temperature from 25°C.
- S is the sensitivity of the device variant.

Sensitivity error at 25°C is specified as $e_{S,25°C}$ in the *Electrical Characteristics* table along with sensitivity variation over temperature as sensitivity thermal drift $S_{drift,therm}$ in ppm/°C. To determine the sensitivity error across temperature, use 式 26 to calculate sensitivity error at any ambient temperature, T_A, over the given application operating ambient temperature range between –40°C and 125°C.

$$e_{S,\,\Delta T} = e_{S,\,25°C} + \left(S_{drift,\,therm} \times \Delta T\right) \tag{26}$$

To accurately calculate the total expected error of the device, the contributions from each of the individual components above must be understood in reference to operating conditions. To account for the individual error sources that are statistically uncorrelated, use a root sum square (RSS) error calculation to calculate total error. For the TMCS1133, only the input referred offset current (I_{OS}), CMRR, and PSRR are statistically correlated. These error terms are lumped in an RSS calculation to reflect this nature, as shown in 式 27 for room temperature and in 式 28 across a given temperature range. The same methodology can be applied for calculating typical total error by using the appropriate error term specification.

$$e_{RSS} = \sqrt{\left(|e_{Ios}| + |e_{PSRR}| + |e_{CMRR}|\right)^2 + e_{Bext}^2 + e_S^2 + e_{NL}^2} \tag{27}$$

$$e_{RSS,\,\Delta T} = \sqrt{\left(|e_{Ios,\,\Delta T}| + |e_{PSRR}| + |e_{CMRR}|\right)^2 + e_{Bext}^2 + e_{S,\,\Delta T}^2 + e_{NL}^2} \tag{28}$$

The total error calculation has a strong dependence on the actual input current; therefore, always calculate total error across the dynamic range that is required. These curves asymptotically approach the sensitivity and nonlinearity error at high current levels, and approach infinity at low current levels due to offset error terms with input current in the denominator. Key figures of merit for any current-measurement system include the total error percentage at full-scale current, as well as the dynamic range of input current over which the error remains below some key level. 図 9-1 shows the RSS maximum total error as a function of input current for a TMCS1133A2A at room temperature and across the full temperature range with V_S of 5 V.



図 9-1. RSS Error vs Input Current

9.1.1.1 Room Temperature Error Calculations

For room-temperature total-error calculations, specifications across temperature and drift are ignored. As an example, consider a TMCS1133B2A with a supply voltage (V_S) of 3.1 V and a worst-case common-mode excursion of 600 V to calculate operating-point-specific parameters. Consider a measurement error due to an external 400-µT magnetic field generated by a $20A_{DC}$ current flowing through an adjacent trace or conductor that is 10 mm away. The full-scale current range of the device in specified conditions is slightly greater than ±31 A, as shown in the *Device Comparison* table; therefore, calculating error at both 25 A and 12.5 A highlights error dependencies on the input-current level. 表 9-1 shows the individual error components and RSS maximum total error calculations at room temperature under the conditions specified. Relative to other errors, the additional errors from CMRR, external ambient magnetic fields B_{EXT} and nonlinearity are negligible, and can typically be excluded from total error calculations.

表 9-1. Total Error Calculation: Room Temperature Example

ERROR COMPONENT	SYMBOL	EQUATION	ERROR AT I_{IN} = 25 A	ERROR AT I_{IN} = 12.5 A
Input offset error	e_{Ios}	$e_{Ios} = \frac{I_{OS}}{I_{IN}} = \frac{V_{OE}}{S \times I_{IN}}$	0.64%	1.28%
PSRR error	e_{PSRR}	$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}}$	0.06%	0.13%
CMRR error	e_{CMRR}	$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}}$	0.01%	0.02%
External Field error	e_{Bext}	$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}}$	0.02%	0.03%
Sensitivity error	e_S	Specified in *Electrical Characteristics*	0.75%	0.75%
Nonlinearity error	e_{NL}	Specified in *Electrical Characteristics*	0.10%	0.10%
RSS total error	e_{RSS}	$e_{RSS} = \sqrt{(\lvert e_{Ios}\rvert + \lvert e_{PSRR}\rvert + \lvert e_{CMRR}\rvert)^2 + e_{Bext}^2 + e_S^2 + e_{NL}^2}$	1.04%	1.62%

9.1.1.2 Full Temperature Range Error Calculations

To calculate total error across any specific temperature range, 式 27 and 式 28 should be used for RSS maximum total errors, similar to the example for room temperatures. Conditions from the example in *Room Temperature Error Calculations* have been replaced with their respective equations and error components for a –40°C to 85°C temperature range below in 表 9-2.

表 9-2. Total Error Calculation: –40°C to 85°C Example

ERROR COMPONENT	SYMBOL	EQUATION	ERROR AT I_{IN} = 25 A	ERROR AT I_{IN} = 12.5 A
Input offset error	$e_{Ios,\Delta T}$	$e_{Ios,\,\Delta T} = \frac{V_{OE,\,25°C} + (V_{OE,\,drift} \times \Delta T)}{S \times I_{IN}}$	0.98%	1.95%
PSRR error	e_{PSRR}	$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}}$	0.06%	0.13%
CMRR error	e_{CMRR}	$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}}$	0.01%	0.02%
External Field error	e_{Bext}	$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}}$	0.02%	0.03%
Sensitivity error	$e_{S,\Delta T}$	$e_{S,\,\Delta T} = e_{S,\,25°C} + (S_{drift,\,therm} \times \Delta T)$	1.05%	1.05%
Nonlinearity error	e_{NL}	Specified in *Electrical Characteristics*	0.10%	0.10%
RSS total error	$e_{RSS,\Delta T}$	$e_{RSS,\,\Delta T} = \sqrt{(\lvert e_{Ios,\,\Delta T}\rvert + \lvert e_{PSRR}\rvert + \lvert e_{CMRR}\rvert)^2 + e_{Bext}^2 + e_{S,\,\Delta T}^2 + e_{NL}^2}$	1.49%	2.35%

ADVANCE INFORMATION

9.2 Typical Application

In many applications, power must be converted from AC sources for use in DC circuitry. Some type of controlled power factor correction (PFC) stage is usually needed to improve power transfer efficiency. Faster and faster power switches are being used in modern PFC stages to reduce overall size and to improve power transfer efficiency. Often, the PFC stage of AC to DC converters is connected directly to AC power grids. A primary challenge to sensing in PFC stages is that the current sensor is subjected to large voltage spikes coming from the high-voltage (HV) power grid along with large transients coming from high speed power switches during charge transfer. Inherent isolation in the TMCS1133 construction helps overcome these challenges by providing high levels of isolation between the HV current sensing nodes and low-voltage control circuitry, with high common-mode transient immunity (CMTI). 図 9-2 shows the use of the TMCS1133 measuring phase currents in a common AC to DC converter stage.



図 9-2. AC to DC Converter Current Sensing

9.2.1 Design Requirements

For a 3-phase current sensing application, make sure to provide linear sensing across the expected current range, and make sure that the device remains within working thermal constraints. A single TMCS1133 can be used to measure current in each phase if necessary. For this example, consider a nominal supply of 5 V but a minimum of 4.9 V to include for some supply variation. Maximum output swings are defined according to TMCS1133 specifications, and a full-scale current measurement of ±20 A is required.

表 9-3. Example Application Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
$V_{S,nom}$	5 V
$V_{S,min}$	4.9 V
$I_{IN,FS}$	±20 A

9.2.2 Detailed Design Procedure

The primary design parameter for using the TMCS1133 is the optimum sensitivity variant based on the required measured current levels and the selected supply voltage. Positive and negative currents are measured in this in-line phase current application example, therefore select a bidirectional variant. The TMCS1133 has a precision internal reference voltage that determines the zero current output voltage, $V_{OUT,0A}$. The internal reference voltage on TMCS1133AxA variants, with zero current output voltage $V_{OUT,0A}$ = 2.5 V is intended for bidirectional current measurements when used with 5-V power supplies. The internal reference voltage on TMCS1133BxA variants, with zero current output voltage $V_{OUT,0A}$ = 1.65 V is intended for bidirectional current measurements when used with 3.3-V power supplies. Further consideration of noise and integration with an ADC can be

explored, but is beyond the scope of this application design example. The TMCS1133 output voltage V_{OUT} is proportional to the input current I_{IN} as defined by 式 29 with output offset set by $V_{OUT,0A}$.

$$V_{OUT} = (I_{IN} \times S) + V_{OUT,0A} \quad (29)$$

Design of the sensing solution focuses on maximizing the sensitivity of the device while maintaining linear measurement over the expected current input range. The TMCS1133 has a slightly smaller linear output range to the supply than to ground; therefore, the measurable current range is always constrained by the positive swing to supply, $Swing_{VS}$. To account for the operating margin, consider the minimum possible supply voltage $V_{S,min}$. With the previous parameters, the maximum linear output voltage $V_{OUT,max}$ is defined by 式 30.

$$V_{OUT,max} = V_{S,min} - Swing_{VS} \quad (30)$$

Design parameters for this example application are shown in 表 9-4 along with the calculated output range.

表 9-4. Example Application Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$Swing_{VS}$	0.1 V
$V_{OUT,max}$	4.8 V
$V_{OUT,0A}$	2.5 V
$V_{OUT,max} – V_{OUT,0A}$	2.3 V

These design parameters result in a maximum positive linear output voltage swing of ±2.3 V about $V_{OUT,0A}$ = 2.5 V. To determine which sensitivity variant of the TMCS1133 most fully uses this linear range, calculate the maximum current range by 式 31 for a bidirectional current $±I_{IN,max}$.

$$I_{IN,\ max} = \frac{(V_{OUT,\ max} - V_{OUT,\ 0A})}{S} \quad (31)$$

where

- S is the sensitivity of the relevant AxA variant.

表 9-5 shows such calculation for each gain variant of the TMCS1133 with the appropriate sensitivities.

表 9-5. Maximum Full-Scale Current Ranges With 2.3-V Positive Output Swing

VARIANT	SENSITIVITY	$I_{IN,max}$
TMCS1133A1A	25 mV/A	±92 A
TMCS1133A2A	50 mV/A	±46 A
TMCS1133A3A	75 mV/A	±30.6 A
TMCS1133A4A	100 mV/A	±23 A
TMCS1133A5A	150 mV/A	±15.3 A

In general, the highest sensitivity variant that provides for the desired full-scale current range is selected. For the design parameters in this example, the TMCS1133A4A with a sensitivity of 0.1 V/A is the proper selection because the maximum calculated ±23 A linear measurable range is sufficient for the desired ±20 A full-scale current range.

9.3 Power Supply Recommendations

The TMCS1133 only requires a power supply (V_S) on the low-voltage isolated side, which powers the analog circuitry independent of the isolated current input. V_S determines the full-scale output range of the analog output V_{OUT}, and can be supplied with any voltage between 3 V and 5.5 V. To filter noise in the power-supply path, place a low-ESR decoupling capacitor of 0.1 µF between V_S and GND pins as close as possible to the supply

ADVANCE INFORMATION

and ground pins of the device. To compensate for noisy or high-impedance power supplies, add more decoupling capacitance.

The TMCS1133 power supply V_S can be sequenced independently of current flowing through the input. However, there is a typical 25ms delay between V_S reaching the recommended operating voltage and the analog output being valid. Within this delay V_{OUT} transfers from a high impedance state to the active drive state, during which time the output voltage could transition between GND and V_S. If this behavior must be avoided, a stable supply voltage to V_S should be provided for longer than 25 ms prior to applying input current.

9.4 Layout

9.4.1 Layout Guidelines

The TMCS1133 is specified for a continuous current handling capability on the TMCS1133xEVM which uses 4-oz copper pour planes. This current capability is fundamentally limited by the maximum device junction temperature and the thermal environment, primarily the PCB layout and design. To maximize current-handling capability and thermal stability of the device, take care with PCB layout and construction to optimize the thermal capability. Efforts to improve the thermal performance beyond the design and construction of the TMCS1133xEVM can result in increased continuous-current capability due to higher heat transfer to the ambient environment. Keys to improving thermal performance of the PCB include:

- Use large copper planes for both input current path and isolated power planes and signals.
- Use heavier copper PCB construction.
- Place thermal via *farms* around the isolated current input.
- Provide airflow across the surface of the PCB.

9.4.2 Layout Example

An example layout, shown in 図 9-3, is from the *TMCS1133xEVM User's Guide*. Device performance is targeted for thermal and magnetic characteristics of this layout, which provides optimal current flow from the terminal connectors to the device input pins while large copper planes enhance thermal performance.



図 9-3. Recommended Board Layout

ADVANCE INFORMATION

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

For development tool support see the following:

- TMCS1133xEVM

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *TMCS1133xEVM User's Guide*
- Texas Instruments, *Isolation Glossary*

10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

10.6 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.7 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

ADVANCE INFORMATION

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2023	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

PACKAGE OUTLINE

DVG0010A — **SOIC - 2.65 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

ADVANCE INFORMATION

ADVANCE INFORMATION

EXAMPLE BOARD LAYOUT

DVG0010A — **SOIC - 2.65 mm max height**

SMALL OUTLINE PACKAGE



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

LAND PATTERN EXAMPLE
SCALE:4X



NON SOLDER MASK DEFINED

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4226847/C 10/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DVG0010A — **SOIC - 2.65 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

ADVANCE INFORMATION

12.1 Package Option Addendum

Packaging Information

Orderable Device	Status(1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan(2)	Lead/Ball Finish(6)	MSL Peak Temp(3)	Op Temp (°C)	Device Marking(4) (5)
PMCS1133A1AQDVGR	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PMCS1133A1
PMCS1133A2AQDVGR	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PMCS1133A2
PMCS1133B1AQDVGR	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PMCS1133B1
PMCS1133B2AQDVGR	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PMCS1133B2

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

12.2 Tape and Reel Information

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PMCS1133A1AQDVGR	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
PMCS1133A2AQDVGR	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
PMCS1133B1AQDVGR	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
PMCS1133B2AQDVGR	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1

ADVANCE INFORMATION

ADVANCE INFORMATION

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PMCS1133A1AQDVGR	SOIC	DVG	10	2000	350	350	43
PMCS1133A2AQDVGR	SOIC	DVG	10	2000	350	350	43
PMCS1133B1AQDVGR	SOIC	DVG	10	2000	350	350	43
PMCS1133B2AQDVGR	SOIC	DVG	10	2000	350	350	43

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PMCS1133A1AQDVGR	ACTIVE	SOIC	DVG	10	2000	TBD	Call TI	Call TI	-40 to 125		Samples
PMCS1133A2AQDVGR	ACTIVE	SOIC	DVG	10	2000	TBD	Call TI	Call TI	-40 to 125		Samples
PMCS1133B1AQDVGR	ACTIVE	SOIC	DVG	10	2000	TBD	Call TI	Call TI	-40 to 125		Samples
PMCS1133B2AQDVGR	ACTIVE	SOIC	DVG	10	2000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

DVG0010A

SOIC - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4226847/C 10/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4226847/C 10/2022

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265