



TMP75B-Q1 JAJSOO3A - OCTOBER 2014 - REVISED JUNE 2022


TMP75B-Q1 1.8V デジタル温度センサ、2 線式インターフェイスおよびアラー ト付き

1 特長

- 車載アプリケーション認定済み
- 下記内容で AEC-Q100 認定済み:
 - 温度グレード 1:-40℃~125℃
 - HBM ESD 分類レベル 2
 - CDM ESD 分類レベル C4B
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- 2線式シリアル・インターフェイス付きのデジタル出力
- ピンによりプログラム可能な8つまでのバス・アドレス
- 過熱アラートをプログラム可能
- シャットダウン・モードによる消費電力削減
- ワンショット変換モード
- 動作温度範囲:-40℃~125℃
- 動作電源電圧範囲:1.4V~3.6V
- 静止電流:
 - アクティブ 時 45µA (最大値)
 - シャットダウン時 0.3µA (最大値)
- 精度:
 - -20℃~85℃で±0.5℃ (標準値)
 - -40°C~125°Cで±1°C (標準値)
- ・ 分解能:12 ビット(0.0625℃)
- パッケージ:SOIC-8 および VSSOP-8

2 アプリケーション

- 車載用組込みシステム
- ECU プロセッサの温度監視
- TCM プロセッサの温度監視
- BCM プロセッサの温度監視
- LED ヘッドライトの熱制御
- バッテリの熱保護
- 電気モータ・ドライバの熱保護



3 概要

TMP75B-Q1 は、12 ビットのアナログ/デジタル・コンバー タ (ADC) を統合したデジタル温度センサで、1.8V の電源 で動作可能であり、業界標準規格の LM75 および TMP75 とピンおよびレジスタ互換です。このデバイスは SOIC-8 および VSSOP-8 パッケージで供給され、外付 け部品なしで温度を感知できます。TMP75B-Q1 は 0.0625℃の分解能で温度を読み取ることができ、-40℃~ 125℃の温度範囲で動作が規定されています。

TMP75B-Q1 には SMBus および 2 線式インターフェイ スとの互換性があり、8 つまでのデバイスを同じバスに接 続でき、SMBus の過熱アラート機能を使用できます。プロ グラム可能な温度制限と ALERT ピンにより、このセンサ はスタンドアロンのサーモスタット、または電源スロットルや システム・シャットダウン用の過熱アラームとして動作できま す。


出荷時較正済みの温度精度と、ノイズ耐性のあるデジタ ル・インターフェイスにより、TMP75B-Q1 は他のセンサや 電子部品の温度補償に適したソリューションとして、システ ムレベルでの追加較正や基板の複雑なレイアウトを必要と せずに分散温度センシングが可能です。

TMP75B-Q1 は、さまざまな車載アプリケーションの熱管 理と保護を目的として設計されており、PCB に実装される NTC サーミスタに代わる高性能の代替品です。

製品情報(1)

型番	パッケージ	本体サイズ (公称)
TMP75B-Q1	SOIC (8)	4.90mm × 3.90mm
TWF73B-Q1	VSSOP (8)	3.00mm × 3.00mm

利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。



温度精度 (誤差) と周囲温度との関係

概略回路図



Table of Contents

1 特長	1	7.4 Device Functional Modes	16
2 アプリケーション		7.5 Programming	17
-		7.6 Register Map	
4 Revision History		8 Application and Implementation	<mark>22</mark>
5 Pin Configuration and Functions		8.1 Application Information	22
6 Specifications		8.2 Typical Application	
6.1 Absolute Maximum Ratings		9 Power-Supply Recommendations	23
6.2 ESD Ratings		10 Layout	24
6.3 Recommended Operating Conditions		10.1 Layout Guidelines	24
6.4 Thermal Information		10.2 Layout Example	24
6.5 Electrical Characteristics		11 Device and Documentation Support	
6.6 Typical Characteristics		11.1 Documentation Support	25
7 Detailed Description		11.2 Trademarks	2 <mark>5</mark>
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	25
7.3 Feature Description			

4 Revision History

С	hanges from Revision * (October 2014) to Revision A (June 2022)	Page
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
•	I ² C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更	1
•	「特長」セクションに機能安全の情報を追加	1

Product Folder Links: TMP75B-Q1



5 Pin Configuration and Functions




図 5-1. D and DGK Packages 8-Pin SOIC and 8-Pin VSSOP (Top View)

表 5-1. Pin Functions

Р	PIN I/O		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
A0	7	I	Address select. Connect to GND or V _S .		
A1	6	I	Address select. Connect to GND or V _S .		
A2	5	I	ddress select. Connect to GND or V _S .		
ALERT	3	0	Overtemperature alert. Open-drain output; requires a pullup resistor.		
GND	4	_	Ground		
SCL	2	I	Serial clock		
SDA	1	I/O	Serial data. Open-drain output; requires a pullup resistor.		
Vs	8	I	Supply voltage, 1.4 V to 3.6 V		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V _S			4	V
Innut voltage	SDA, SCL, ALERT, A2, A1	-0.3	4	V
Input voltage	A0	-0.3	$(V_S) + 0.3$	V
Sink current	SDA, ALERT		10	mA
Operating junction to	emperature	-55	150	°C
T _{stg}	Storage temperature range	-60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				MIN	MAX	UNIT
		Human body model (HBM), per AEC (Q100-002 ⁽¹⁾	-2000	2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	Corner pins (1, 4, 5, and 8)	-1000	1000	V
		ALC Q100-011	Other pins	-1000	1000	

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage	1.4	1.8	3.6	V
Operating free-air temperature, T _A	-40		125	°C

6.4 Thermal Information

		TMP	75B-Q1	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.4	188.1	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	71.5	79.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	65.8	109.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.1	15.3	C/VV
ΨЈΒ	Junction-to-board characterization parameter	65.3	108	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TMP75B-Q1

6.5 Electrical Characteristics


At $T_A = -40$ °C to 125°C and $V_S = 1.4$ V to 3.6 V, unless otherwise noted. Typical values at $T_A = 25$ °C and $V_S = 1.8$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMP	ERATURE INPUT					
	Temperature range		-40		125	°C
	Temperature resolution			0.0625		°C
	Temperature accuracy	-20°C to 85°C		±0.5	±2	°C
	(error)	-40°C to 125°C		±1	±3	°C
DIGIT	AL INPUT/OUTPUT					
V _{IH}	High-level input voltage		0.7(V _S)		Vs	V
V _{IL}	Low-level input voltage		-0.3		0.3(V _S)	V
I _{IN}	Input current	0 V < V _{IN} < (V _S) + 0.3 V			1	μA
\/	Low lovel output voltage	V _S ≥ 2 V, I _{OUT} = 3 mA			0.4	V
V_{OL}	Low-level output voltage	V _S < 2 V, I _{OUT} = 3 mA			0.2(V _S)	V
	ADC resolution			12		Bit
	Conversion time	One-shot mode	20	27	35	ms
		CR1 = 0, CR0 = 0 (default)		37		Conv/s
	Conversion modes	CR1 = 0, CR0 = 1		18		Conv/s
	Conversion modes	CR1 = 1, CR0 = 0		9		Conv/s
		CR1 = 1, CR0 = 1		4		Conv/s
	Timeout time		38	54	70	ms
POW	ER SUPPLY				'	
	Operating supply range		1.4		3.6	V
		Serial bus inactive, CR1 = 0, CR0 = 0 (default)		45	89	μA
	Ouissant sumant	Serial bus inactive, CR1 = 0, CR0 = 1		22	48	μA
IQ	Quiescent current	Serial bus inactive, CR1 = 1, CR0 = 0		12	30	μA
		Serial bus inactive, CR1 = 1, CR0 = 1		6.5	21	μA
		Serial bus inactive		0.3	8	μA
I_{SD}	Shutdown current	Serial bus active, SCL frequency = 400 kHz		10		μA
		Serial bus active, SCL frequency = 3.4 MHz		80		μA



6.6 Typical Characteristics

At T_A = 25°C and V_S = 1.8 V (unless otherwise noted).



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated


7 Detailed Description

7.1 Overview

The TMP75B-Q1 is a digital temperature sensor optimal for thermal management and thermal protection applications. The TMP75B-Q1 is two-wire and SMBus interface compatible, and is specified over a temperature range of –40°C to 125°C.

The temperature sensing device for the TMP75B-Q1 is the chip itself. A bipolar junction transistor (BJT) inside the chip is used in a band-gap configuration to produce a voltage proportional to the chip temperature. The voltage is digitized and converted to a 12-bit temperature result in degrees Celsius, with a resolution of 0.0625°C. The package leads provide the primary thermal path because of the lower thermal resistance of the metal. Thus, the temperature result is equivalent to the local temperature of the printed circuit board (PCB) where the sensor is mounted.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Digital Temperature Output

The 12-bit digital output from each temperature measurement conversion is stored in the read-only temperature register. Two bytes must be read to obtain the data; see 図 7-9. Note that byte 1 is the most significant byte, followed by byte 2, the least significant byte. The temperature result is left-justified with the 12 most significant bits used to indicate the temperature. There is no need to read the second byte if resolution below 1°C is not required. 表 7-1 summarizes the temperature data format. One LSB equals 0.0625°C. Negative numbers are represented in binary twos complement format.

	表 7-1. Temperature Data Format ⁽¹⁾	
	DIGITAL O	JTPUT
TEMPERATURE (°C)	BINARY	HEX
128	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-55	1100 1001 0000	C90

表 7-1. Temperature Data Format(1)

表 7-1 does not supply a full list of all temperatures. Use the following rules to obtain the digital data format for a given temperature, and vice versa.

To convert positive temperatures to a digital data format:

Divide the temperature by the resolution. Then, convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.

Example: $(50^{\circ}C) / (0.0625^{\circ}C / LSB) = 800 = 320h = 0011 0010 0000$

To convert a positive digital data format to temperature:

Convert the 12-bit, left-justified binary temperature result, with the MSB = 0 to denote a positive sign, to a decimal number. Then, multiply the decimal number by the resolution to obtain the positive temperature.

Example: $0011\ 0010\ 0000 = 320h = 800 \times (0.0625^{\circ}C / LSB) = 50^{\circ}C$

To convert negative temperatures to a digital data format:

Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format. Then, generate the twos complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.

Example: $(|-25^{\circ}C|) / (0.0625^{\circ}C / LSB) = 400 = 190h = 0001 1001 0000$

Two's complement format: 1110 0110 1111 + 1 = 1110 0111 0000

To convert a negative digital data format to temperature:

Generate the twos compliment of the 12-bit, left-justified binary number of the temperature result (with MSB = 1, denoting negative temperature result) by complementing the binary number and adding one. This represents the

⁽¹⁾ The temperature sensor resolution is 0.0625°C/LSB.

binary number of the absolute value of the temperature. Convert to decimal number and multiply by the resolution to get the absolute temperature, then multiply by -1 for the negative sign.

Example: 1110 0111 0000 has twos compliment of 0001 1001 0000 = 0001 1000 1111 + 1

Convert to temperature: 0001 1001 0000 = 190h = 400; $400 \times (0.0625^{\circ}\text{C} / \text{LSB}) = 25^{\circ}\text{C} = (|-25^{\circ}\text{C}|); (|-25^{\circ}\text{C}|) \times (-1) = -25^{\circ}\text{C}$

7.3.2 Temperature Limits and Alert

The temperature limits are stored in the T_{LOW} and T_{HIGH} registers ($\frac{1}{8}$ 7-8 and $\frac{1}{8}$ 7-9) in the same format as the temperature result, and their values are compared to the temperature result on every conversion. The outcome of the comparison drives the behavior of the ALERT pin, which can operate as a comparator output or an interrupt, and is set by the TM bit in the configuration register ($\frac{1}{8}$ 7-7).

In comparator mode (TM = 0, default), the ALERT pin becomes active when the temperature is equal to or exceeds the value in T_{HIGH} (fault conditions) for a consecutive number of conversions as set by the FQ bits of the configuration register. ALERT clears when the temperature falls below T_{LOW} for the same consecutive number of conversions. The difference between the two limits acts as a hysteresis on the comparator output, and a fault counter prevents false alerts as a result of environmental noise.

In interrupt mode (TM = 1), the ALERT pin becomes active when the temperature equals or exceeds the value in T_{HIGH} for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs, or the device successfully responds to the SMBus alert response address. The ALERT pin is also cleared if the device is placed in shutdown mode (see the *Shutdown Mode* section for shutdown mode description). After the ALERT pin is cleared, this pin becomes active again only when the temperature falls below T_{LOW} for a consecutive number of fault conditions, and remains active until cleared by a read operation of any register, or a successful response to the SMBus alert response address. After the ALERT pin is cleared, the cycle repeats with the ALERT pin becoming active when the temperature equals or exceeds T_{HIGH} , and so on. The ALERT pin can also be cleared by resetting the device with the general-call reset command. This action also clears the state of the internal registers in the device and the fault counter memory, returning the device to comparator mode (TM = 0).

The active state of the ALERT pin is set by the POL bit in the configuration register. When POL = 0 (default), the ALERT pin is active low. When POL = 1, the ALERT pin is active high. The operation of the ALERT pin in various modes is shown in $\boxed{2}$ 7-1.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






図 7-1. ALERT Pin Modes of Operation

7.3.3 Serial Interface

The TMP75B-Q1 operates as a target device only on the two-wire bus and SMBus. Connections to the bus are made using the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike-suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP75B-Q1 supports the transmission protocol for both fast (1 kHz to 400 kHz) and high-speed (1 kHz to 3 MHz) modes. All data bytes are transmitted MSB first.

7.3.3.1 Bus Overview

The device that initiates the transfer is called a *controller*, and the devices controlled by the controller are *targets*. The bus must be controlled by a controller device that generates the serial clock (SCL), controls the bus access, and generates the start and stop conditions.

To address a specific device, initiate a start condition by pulling the data line (SDA) from a high to a low logic level while SCL is high. All targets on the bus shift in the target address byte; the last bit indicates whether a read or write operation follows. During the ninth clock pulse, the target being addressed responds to the controller by generating an acknowledge bit and pulling SDA low.

Data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. During data transfer, SDA must remain stable while SCL is high because any change in SDA while SCL is high is interpreted as a start or stop signal.

After all data have been transferred, the controller generates a stop condition indicated by pulling SDA from low to high, while SCL is high.

7.3.3.2 Serial Bus Address

To communicate with the TMP75B-Q1, the controller must first communicate with target devices using a target address byte. The target address byte consists of seven address bits, and a direction bit indicating the intent of executing either a read or write operation. The TMP75B-Q1 features three address pins that allow up to eight devices to be addressed on a single bus. The TMP75B-Q1 latches the status of the address pins at the start of a communication. 表 7-2 describes the pin logic levels and the corresponding address values.

DEVICE TWO-WIRE ADDRESS	A2	A1	A0
1001000	GND	GND	GND
1001001	GND	GND	Vs
1001010	GND	Vs	GND
1001011	GND	V _S	V _S
1001100	V _S	GND	GND
1001101	V _S	GND	V _S
1001110	V _S	Vs	GND
1001111	Vs	V _S	V _S

表 7-2. Address Pin Connections and Target Addresses

7.3.3.3 Writing and Reading Operation

Accessing a particular register on the TMP75B-Q1 is accomplished by writing the appropriate value to the pointer register. The value for the pointer register is the first byte transferred after the target address byte with the R/W bit low. Every write operation to the TMP75B-Q1 requires a value for the pointer register (see \boxtimes 7-3).

When reading from the TMP75B-Q1, the last value stored in the pointer register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the pointer register. This action is accomplished by issuing a target address byte with the R/W bit low, followed by the pointer register byte. No additional data are required. The controller can then generate a start condition and send the target address byte with the R/W bit high to initiate the read command. See $\boxed{3}$ 7-4 for details of this sequence. If repeated reads from the same register are desired, there is no need to



continually send the pointer register bytes because the TMP75B-Q1 stores the pointer register value until it is changed by the next write operation.

Note that register bytes are sent with the most significant byte first, followed by the least significant byte.

7.3.3.4 Target-Mode Operations

The TMP75B-Q1 can operate as a target receiver or target transmitter.

7.3.3.4.1 Target Receiver Mode:

The first byte transmitted by the controller is the target address, with the R/W bit low. The TMP75B-Q1 then acknowledges reception of a valid address. The next byte transmitted by the controller is the pointer register. The TMP75B-Q1 then acknowledges reception of the pointer register byte. The next byte or bytes are written to the register addressed by the pointer register. The TMP75B-Q1 acknowledges reception of each data byte. The controller can terminate data transfer by generating a start or stop condition.

7.3.3.4.2 Target Transmitter Mode:

The first byte transmitted by the controller is the target address, with the R/W bit high. The target acknowledges reception of a valid target address. The next byte is transmitted by the target and is the most significant byte of the register indicated by the pointer register. The controller acknowledges reception of the data byte. The next byte transmitted by the target is the least significant byte. The controller acknowledges reception of the data byte. The controller can terminate data transfer by generating a not-acknowledge bit on reception of any data byte, or by generating a start or stop condition.

7.3.3.5 SMBus Alert Function

The TMP75B-Q1 supports the SMBus alert function. When the TMP75B-Q1 operates in interrupt mode (TM = 1), the ALERT pin may be connected as an SMBus alert signal. When a controller senses that an alert condition is present on the ALERT line, the controller sends an SMBus alert command (00011001) to the bus. If the ALERT pin is active, the device acknowledges the SMBus alert command and responds by returning its target address on the SDA line. The eighth bit (LSB) of the target address byte indicates whether the alert condition is caused by the temperature exceeding T_{HIGH} or falling below T_{LOW} . The LSB is high if the temperature is greater than T_{HIGH} , or low if the temperature is less than T_{LOW} . See $\boxed{2}$ 7-5 for details of this sequence.

If multiple devices on the bus respond to the SMBus alert command, arbitration during the target address portion of the SMBus alert command determines which device clears its alert status first. If the TMP75B-Q1 wins the arbitration, its ALERT pin becomes inactive at the completion of the SMBus alert command. If the TMP75B-Q1 loses the arbitration, its ALERT pin remains active.

7.3.3.6 General Call

The TMP75B-Q1 responds to a two-wire general call address (0000000) if the eighth bit is 0. The device acknowledges the general call address and responds to commands in the second byte. If the second byte is 00000100, the TMP75B-Q1 latches the status of the address pin, but does not reset. If the second byte is 00000110, the TMP75B-Q1 internal registers are reset to power-up values.

7.3.3.7 High-Speed (Hs) Mode

In order for the two-wire bus to operate at frequencies above 400 kHz, the controller device must issue an SMBus Hs-mode controller code (00001xxx) as the first byte after a start condition to switch the bus to high-speed operation. The TMP75B-Q1 does not acknowledge this byte, but does switch its input filters on SDA and SCL and its output filters on SDA to operate in Hs-mode, allowing transfers at up to 3 MHz. After the Hs-mode controller code has been issued, the controller transmits a two-wire target address to initiate a data-transfer operation. The bus continues to operate in Hs-mode until a stop condition occurs on the bus. Upon receiving the stop condition, the TMP75B-Q1 switches the input and output filters back to fast-mode operation.

7.3.3.8 Timeout Function

The TMP75B-Q1 resets the serial interface if SCL or SDA are held low for 54 ms (typical) between a start and stop condition. If the TMP75B-Q1 is pulled low, it releases the bus and then waits for a start condition. To avoid

Product Folder Links: TMP75B-Q1



activating the timeout function, it is necessary to maintain a communication speed of at least 1 kHz for the SCL operating frequency.

7.3.3.9 Two-Wire Timing

The TMP75B-Q1 is two-wire and SMBus compatible. \boxtimes 7-2 to \boxtimes 7-5 describe the various operations on the TMP75B-Q1. Parameters for \boxtimes 7-2 are defined in $\textcircled{\pi}$ 7-3. Bus definitions are:

Bus Idle Both SDA and SCL lines remain high.

Start Data Transfer A change in the state of the SDA line, from high to low, while the SCL line is high defines a

start condition. Each data transfer is initiated with a start condition.

Stop Data Transfer Data Transfer A change in the state of the SDA line from low to high while the SCL line is high defines a stop condition. Each data transfer is terminated with a repeated start or stop condition.

The number of data bytes transferred between a start and a stop condition is not limited, and is determined by the controller device.

The receiver acknowledges the transfer of data. It is also possible to use the TMP75B-Q1 for single-byte updates. To update only the MS byte, terminate communication by issuing a start or stop condition on the bus.

Acknowledge Each receiving device, when addressed, must generate an acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable low during the high period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a controller receives data, the termination of the data transfer can be signaled by the controller generating a *not-acknowledge* (1) on the last byte transmitted by the target.

表 7-3. Timing Diagram Requirements

			FAST MO	DE	HIGH-SPEED	MODE	
	PARAMETER		MIN	MAX	MIN	MAX	UNIT
£	CCL aparating fraguancy	V _S ≥ 1.8 V	0.001	0.4	0.001	3	MHz
f _(SCL)	SCL operating frequency	V _S < 1.8 V	0.001	0.4	0.001	2.5	MHz
	Bus free time between	V _S ≥ 1.8 V	1300		160		ns
^L (BUF)	stop and start conditions	V _S < 1.8 V	1300		260		ns
t _(HDSTA)	Hold time after repeated s After this period, the first o		600		160		ns
t _(SUSTA)	Repeated start condition s	etup time	600		160		ns
t _(SUSTO)	Stop condition setup time		600		160		ns
t(BUF) t(HDSTA) t(SUSTA) t(SUSTO) t(HDDAT) t(SUDAT)	Data hold time	V _S ≥ 1.8 V	0	900	0	100	ns
		V _S < 1.8 V	0	900	0	140	ns
t(susto)	Data actus time	V _S ≥ 1.8 V	100		10		ns
^L (SUDAT)	Data setup time	V _S < 1.8 V	100		20	MAX 3 2.5	ns
4	CCL alask law paried	V _S ≥ 1.8 V	1300		190		ns
^L (LOW)	SCL clock low period	V _S < 1.8 V	1300		240		ns
t _(HIGH)	SCL clock high period		600		60		ns
t _{R(SDA)} , t _{F(SDA)}	Data rise and fall time			300		80	ns
t _{R(SCL)} , t _{F(SCL)}	Clock rise and fall time			300		40	ns
t _R	Clock and data rise time for	or SCLK ≤ 100 kHz		1000			ns

Product Folder Links: TMP75B-Q1

7.3.3.10 Two-Wire Timing Diagrams






図 7-2. Two-Wire Timing Diagram



A. The value of A0, A1, and A2 are determined by the connections of the corresponding pins.


図 7-3. Two-Wire Timing Diagram for Write Word Format





- A. The value of A0, A1, and A2 are determined by the connections of the corresponding pins.
- B. Controller should leave SDA high to terminate a single-byte read operation.
- C. Controller should leave SDA high to terminate a two-byte read operation.

図 7-4. Two-Wire Timing Diagram for Read Word Format



A. The value of A0, A1, and A2 are determined by the connections of the corresponding pins.

図 7-5. Timing Diagram for SMBus Alert

7.4 Device Functional Modes

7.4.1 Continuous-Conversion Mode

The default mode of the TMP75B-Q1 is continuous conversion, where the ADC performs continuous temperature conversions and stores each result to the temperature register, overwriting the result from the

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.5 µA

previous conversion. Conversion rate bits CR1 and CR0 in the configuration register configure the TMP75B-Q1 for typical conversion rates of 37 Hz, 18 Hz, 9 Hz, or 4 Hz. The TMP75B-Q1 has a typical conversion time of 27 ms. To achieve different conversion rates, the TMP75B-Q1 makes a conversion, and then powers down and waits for the appropriate delay set by CR1 and CR0. The default rate is 37 Hz (no delay between conversions). 表 7-4 shows the settings for CR1 and CR0.

 CR1
 CR0
 CONVERSION RATE (TYP)
 I_Q (TYP)

 0
 0
 37 Hz (continuous conversion, default)
 45 μA


 0
 1
 18 Hz
 22 μA

 1
 0
 9 Hz
 12 μA

表 7-4. Conversion Rate Settings

After power-up or a general-call reset, the TMP75B-Q1 immediately starts a conversion, as shown in \boxtimes 7-6. The first result is available after 27 ms (typical). The active quiescent current during conversion is 45 μ A (typical at 25°C). The quiescent current during delay is 1 μ A (typical at 25°C).

4 Hz



A. Delay is set by the CR bits in the configuration register.

1

1

図 7-6. Conversion Start

7.4.2 Shutdown Mode

Shutdown mode saves maximum power by shutting down all device circuitry other than the serial interface, and reduces current consumption to typically less than $0.3~\mu A$. Shutdown mode is enabled when the SD bit in the configuration register is set to 1; the device shuts down after the current conversion is completed. When SD is equal to 0, the device operates in continuous-conversion mode. When shutdown mode is enabled, the ALERT pin and fault counter clear in both comparator and interrupt modes; however, this clearing occurs with the rising edge of the shutdown signal. After shutdown is enabled, reprogramming shutdown does not clear the ALERT pin and the fault counter until a rising edge is generated on the shutdown signal.

7.4.3 One-Shot Mode

The TMP75B-Q1 features a *one-shot* temperature measurement mode. When the device is in shutdown mode, writing a 1 to the OS bit starts a single temperature conversion. The device returns to the shutdown state at the completion of the single conversion. This mode reduces power consumption in the TMP75B-Q1 when continuous temperature monitoring is not required. When the configuration register is read, the OS bit always reads zero.

7.5 Programming

☑ 7-7 shows the internal register structure of the TMP75B-Q1. Use the 8-bit pointer register to address a given data register. The pointer register uses the two LSBs to identify which of the data registers respond to a read or write command. ☑ 7-8 identifies the bits of the pointer register byte.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






図 7-7. Internal Register Structure



7.6 Register Map

表 7-5 describes the registers available in the TMP75B-Q1 with their pointer addresses, followed by the description of the bits in each register.

表 7-5. Register Map and Pointer Addresses

P1	P0	REGISTER
0	0	Temperature register (read only, default)
0	1	Configuration register (read/write)
1	0	T _{LOW} register (read/write)
1	1	T _{HIGH} register (read/write)

図 7-8. Pointer Register (pointer = N/A) [reset = 00h]



LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset



図 7-9. Temperature	Register (poi	inter = 0h) [ı	reset = 0000h]

				(1	, ,		
15	14	13	12	11	10	9	8
T11	T10	Т9	Т8	T7	T6	T5	T4
			R-	0h	•		
7	6	5	4	3	2	1	0
Т3	T2	T1	ТО		Rese	erved	
	R-	-0h			R-	0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-6. Temperature Register Description

Name	Description							
T11 to T4	The 8 MSBs of the temperature result (resolution of 1°C)							
T3 to T0	The 4 LSBs of the temperature result (resolution of 0.0625°C)							

図 7-10. Configuration Register (pointer = 1h) [reset = 00FFh]

				• •					
15	14	13	12	11	10	9	8		
OS	CR		FQ		POL	TM	SD		
R/W-0h	R/W	/-0h	R/W	/-0h	R/W-0h	R/W-0h	R/W-0h		
7	6	5	4	3	2	1	0		
Reserved									
R-FFh									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-7. Configuration Register Description

Name	Description
os	One-shot mode In shutdown (SD = 1), write 1 to start a conversion. OS always reads back 0.
CR	Conversion rate control CR = 0h: 37-Hz conversion rate (typ) (default) CR = 1h: 18-Hz conversion rate (typ) CR = 2h: 9-Hz conversion rate (typ) CR = 3h: 4-Hz conversion rate (typ)
FQ	Fault queue to trigger the ALERT pin FQ = 0h: 1 fault (default) FQ = 1h: 2 faults FQ = 2h: 4 faults FQ = 3h: 6 faults
POL	ALERT polarity control POL = 0: ALERT is active low (default) POL = 1: ALERT is active high
ТМ	ALERT thermostat mode control TM = 0: ALERT is in comparator mode (default) TM = 1: ALERT is in interrupt mode
SD	Shutdown control bit SD = 0: Device is in continuous conversion mode (default) SD = 1: Device is in shutdown mode

☑ 7-11. T_{LOW}: Temperature Low Limit Register (pointer = 2h) [reset = 4B00h]⁽¹⁾

15	14	13	12	11	10	9	8

図 7-11. T_{LOW} : Temperature Low Limit Register (pointer = 2h) [reset = 4B00h]⁽¹⁾ (continued)

	، ، بسم	LOWO	porataro zom	rtogiote	, (pointoi	, [. 000t 4.	(00::::	aoa,			
L.	11	L10	L9	L8	L7	L6	L5	L4			
	R/W-4Bh										
-	7	6	5	4	3	2	1	0			
L	.3	L2	L1	LO	Reserved						
		R/W	/-0h			R	-0h				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) $4B00h = 75^{\circ}C$.

表 7-8. T_{LOW} Register Description

Name	Description							
L11 to L4	The 8 MSBs of the temperature low limit (resolution of 1°C)							
L3 to L0	The 4 LSBs of the temperature low limit (resolution of 0.0625°C)							

図 7-12. T_{HIGH}: Temperature High Limit Register (pointer = 3h) [reset = 5000h]⁽¹⁾

	- 11101		- 3	(1	. ,				
15	14	13	12	11	10	9	8		
H11	H10	H9	H8	H7	H6	H5	H4		
	R/W-50h								
7	6	5	4	3	2	1	0		
H3 H2 H1 H0 Reserved									
	R/V	V-0h			R-	0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) 5000h = 80°C.

表 7-9. T_{HIGH} Register Description

Name	Description							
H11 to H4	The 8 MSBs of the temperature high limit (resolution of 1°C)							
H3 to H0	The 4 LSBs of the temperature high limit (resolution of 0.0625°C)							

Copyright © 2022 Texas Instruments Incorporated



8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TMP75B-Q1 is used to measure the PCB temperature of the location it is mounted. The programmable address options allow up to eight locations on the board to be monitored on a single serial bus. Connecting the ALERT pins together and programming the temperature limit registers to desired values allows for a temperature watchdog operation of all devices, interrupting the host controller only if the temperature exceeds the limits.

8.2 Typical Application




図 8-1. Temperature Monitoring of Multiple Locations on a PCB

Submit Document Feedback

8.2.1 Design Requirements

The TMP75B-Q1 only requires pullup resistors on SDA and ALERT, although a pullup resistor is typically present on the SCL as well. A 0.01- μ F bypass capacitor on the supply is recommended, as shown in \boxtimes 8-1. The SCL, SDA, and ALERT lines can be pulled up to a supply that is equal to or higher than V_S through the pullup resistors. To configure one of eight different addresses on the bus, connect A0, A1, and A2 to either V_S or GND.

8.2.2 Detailed Design Procedure

The TMP75B-Q1 should be placed in close proximity to the heat source to be monitored, with a proper layout for good thermal coupling. This ensures that temperature changes are captured within the shortest possible time interval.

8.2.3 Application Curve

⊠ 8-2 shows the step response of the TMP75B-Q1 to a submersion in an oil bath of 100°C from room temperature (27°C). The time-constant, or the time for the output to reach 63% of the input step, is 1.5 seconds.




図 8-2. Temperature Step Response

9 Power-Supply Recommendations

The TMP75B-Q1 operates with power supply in the range of 1.4 V to 3.6 V. It is optimized for operation at 1.8-V supply but can measure temperature accurately in the full supply range.

A power-supply bypass capacitor is recommended; place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.01 µF. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.



10 Layout

10.1 Layout Guidelines

Place the temperature sensor as close as possible and run copper planes on the ground or other layers to ensure good thermal coupling to the heat source for fast settling and accurate measurement of the temperature of the hot spot.

Place the power-supply bypass capacitor as close as possible to the supply and ground pins.

Pull up the open-drain output pins (SDA and ALERT) to a supply voltage rail (V_S or higher but up to 3.6 V) through 10-k Ω pullup resistors. Smaller values of the resistors can be used to compensate for long bus traces that can cause an increase in capacitance and slow rise time for the open-drain outputs; the values should not be less than $1k\Omega$ to avoid self-heating effects due to increased current through the part in the low states of the outputs.

10.2 Layout Example






図 10-1. Layout Example

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

SBOU141 — TMP75xEVM User's Guide

11.2 Trademarks

すべての商標は、それぞれの所有者に帰属します。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 14-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP75BQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T75BQ	Samples
TMP75BQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T75BQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Feb-2024

OTHER QUALIFIED VERSIONS OF TMP75B-Q1:

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP75BQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMP75BQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP75BQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
TMP75BQDRQ1	SOIC	D	8	2500	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated