

Technical documentation



Support & training



TMUX6234 JAJSLE6B – JULY 2020 – REVISED DECEMBER 2022

TMUX6234 36V、低 Ron、2:1、4 チャネル高精度スイッチ、1.8V ロジック

1 特長

TEXAS


- デュアル電源電圧範囲:±4.5V~±18V
- 単一電源電圧範囲:4.5V~36V
- 低いオン抵抗:3.6Ω
- 低いクロストーク:-105dB

INSTRUMENTS

- 小さい伝搬遅延時間:450ps
- 大電流に対応:400mA (最大値)
- -40℃~+125℃の動作温度範囲
- 1.8V ロジック互換入力
- フェイルセーフ・ロジック
- レール・ツー・レール動作
- 双方向の信号パス
- ブレイク・ビフォー・メイクのスイッチング動作

2 アプリケーション

- リモート無線ユニット(RRU)
- アクティブ・アンテナ・システム (AAS) の mMIMO
- プログラマブル・ロジック・コントローラ (PLC)
- アナログ入力モジュール
- 半導体試験用機器
- バッテリ・テスト機器
- データ・アクイジション・システム (DAQ)
- 超音波スキャナ
- メディカル・モニタと診断
- 光学ネットワーク機器
- 光学テスト機器
- 有線ネットワーク



3 概要

TMUX6234 は、オン抵抗が低いマルチチャネル CMOS スイッチです。TMUX6234 は、個別に制御できる 4 つの SPDT スイッチを内蔵し、EN ピンで 4 つのチャネルをイ ネーブルまたはディセーブルにします。このデバイスは、 単一電源 (4.5V~36V)、デュアル電源 (±4.5V~±18V)、 または非対称電源 ($V_{DD} = 12V, V_{SS} = -5V$ など)をサポ ートしています。TMUX6234 は、ソース (Sx) およびドレイ ン (Dx) ピンで、 V_{SS} から V_{DD} までの範囲の双方向アナロ グおよびデジタル信号をサポートします。


すべてのロジック制御入力ピンは 1.8V~V_{DD}のロジック・ レベルをサポートし、広い範囲のロジック電圧で動作する 際のロジック互換性を確保します。フェイルセーフ・ロジッ ク回路により、電源ピンよりも先に制御ピンに電圧が印加さ れるため、デバイスへの損傷の可能性が避けられます。

TMUX6234 は、高精度スイッチおよびマルチプレクサの デバイス・ファミリの製品です。これらのデバイスは、オンお よびオフ時のリーク電流が非常に小さく、電荷注入も少な いため、高精度の測定用途に使用できます。

パッケージ情報 (1)

部品番号	パッケージ	本体サイズ (公称)				
TMUX6234	PW (TSSOP、20)	6.50mm × 4.40mm				
	RRQ (WQFN、20)	4.00mm × 4.00mm				

(1) 利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。



53

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

1	特長1
2	アプリケーション1
3	概要1
	Revision History2
5	Pin Configuration and Functions
6	Specifications5
	6.1 Absolute Maximum Ratings5
	6.2 ESD Ratings5
	6.3 Thermal Information5
	6.4 Recommended Operating Conditions
	6.5 Source or Drain Continuous Current
	6.6 36 V Single Supply: Electrical Characteristics
	6.7 36 V Single Supply: Switching Characteristics
	6.8 ±15 V Dual Supply: Electrical Characteristics
	6.9 ±15 V Dual Supply: Switching Characteristics 10
	6.10 12 V Single Supply: Electrical Characteristics 11
	6.11 12 V Single Supply: Switching Characteristics12
	6.12 ±5 V Dual Supply: Electrical Characteristics
	6.13 ±5 V Dual Supply: Switching Characteristics
7	6.14 Typical Characteristics
'	7.1 On-Resistance
	7.2 Off-Leakage Current
	7.3 On-Leakage Current
	7.4 Transition Time
	7.5 t _{ON(EN)} and t _{OFF(EN)}
	7.6 Break-Before-Make
	7.7 t _{ON (VDD)} Time
	7.8 Propagation Delay

	7.9 Charge Injection	.23
	7.10 Off Isolation	.23
	7.11 Crosstalk	
	7.12 Bandwidth	.24
	7.13 THD + Noise	25
	7.14 Power Supply Rejection Ratio (PSRR)	.25
8	Detailed Description	.26
	8.1 Overview	.26
	8.2 Functional Block Diagram	.26
	8.3 Feature Description	.26
	8.4 Device Functional Modes	.28
	8.5 Truth Tables	
9	Application and Implementation	
	9.1 Application Information	29
	9.2 Typical Application	.29
) Power Supply Recommendations	
11	I Layout	.31
	11.1 Layout Guidelines	
	11.2 Layout Example	
12	2 Device and Documentation Support	.33
	12.1 Documentation Support	
	12.2 Receiving Notification of Documentation Updates.	
	12.3 サポート・リソース	
	12.4 Trademarks	.33
	12.5 Electrostatic Discharge Caution	.33
	12.6 Glossary	.33
1:	3 Mechanical, Packaging, and Orderable	
	Information	.33

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision A (August 2021) to Revision B (December 2022)	Page
• PW パッケージのステータスをプレビューからアクティブに変更	1
Changes from Povision * (June 2021) to Povision & (August 2021)	Paga

	langes nom Revision	(Julie 2021) to Revision A (August 20	
•	ドキュメントのステータスを	・事前情報から量産データに変更	1



5 Pin Configuration and Functions

View)



(Top View)

	PIN		TYPE ⁽¹⁾	DESCRIPTION (2)	
NAME	PW NO.	RRQ NO.		DESCRIPTION	
D1	3	1	I/O	Drain pin 1. Can be an input or output.	
D2	8	6	I/O	Drain pin 2. Can be an input or output.	
D3	13	11	I/O	Drain pin 3. Can be an input or output.	
D4	18	15	I/O	Drain pin 4. Can be input or output	
EN	15	18	I	Active low logic enable; has internal pull-down resistor. The SELx logic inputs determine switch connections when this pin is low (see セクション 8.5).	
GND	6	4	Р	Ground (0 V) reference.	
S1A	2	20	I/O	Source pin 1A. Can be an input or output.	
S1B	4	2	I/O	Source pin 1B. Can be an input or output.	
S2A	9	7	I/O	Source pin 2A. Can be an input or output.	
S2B	7	5	I/O	Source pin 2B. Can be an input or output.	
S3A	12	10	I/O	Source pin 3A. Can be an input or output.	
S3B	14	12	I/O	Source pin 3B. Can be an input or output.	
S4A	19	16	I/O	Source pin 4A. Can be an input or output.	
S4B	17	14	I/O	Source pin 4B. Can be an input or output.	
SEL1	1	19	I	Logic control input 1; has internal pull-down resistor. Controls switch 1 (see セクション 8.5).	
SEL2	10	8	I	Logic control input 2; has internal pull-down resistor. Controls switch 2 (see セクション 8.5).	
SEL3	11	9	I	Logic control input 3; has internal pull-down resistor. Controls switch 3 (see セクション 8.5).	
SEL4	20	17	I	Logic control input 4, has internal pull-down resistor. Controls switch 4 (see セクション 8.5).	
VDD	16	13	Р	Positive power supply. This pin has the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD and GND.	
VSS	5	3	Р	Negative power supply. This pin has the most negative power-supply potential. This pin can be connected to ground in single supply applications. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VSS and GND for reliable operation.	
Thermal P	ad		-	The thermal pad is not connected internally. There is no requirement to solder this pad. If connected, it is recommended to leave the pad floating or tied to GND.	

表 5-1. Pin Functions TMUX6234

(1) I = input, O = output, I/O = input and output, P = power.

Texas Instruments www.tij.co.jp

(2) Refer to セクション 8.4 for what to do with unused pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD} -V _{SS}			38	V
V _{DD}	Supply voltage	-0.5	38	V
V _{SS}		-38	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SELx, EN)	-0.5	38	V
I _{SEL} or I _{EN}	Logic control input pin current (SELx, EN)	-30	30	mA
V _S or V _D	Source or drain voltage (SxA, SxB, Dx)	V _{SS} 0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (SxA, SxB, Dx)		I _{DC} ± 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation (QFN package) ⁽⁵⁾		1680	mW

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.
- (5) For QFN package: P_{tot} derates linearily above $T_A = 70^{\circ}C$ by 24.8mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMU	TMUX6234		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RRQ (WQFN)	UNIT	
		20 PINS	20 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	74.7	40.5	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	19.9	24.2	°C/W	
R _{θJB}	Junction-to-board thermal resistance	32.3	16.4	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	0.7	0.2	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	31.7	16.4	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	2.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}$ (1)	Power supply voltage differential	4.5	36	V
V _{DD}	Positive power supply voltage	4.5	36	V
V_{S} or V_{D}	Signal path input/output voltage (source or drain pin) (SxA, SxB, Dx)	V _{SS}	V _{DD}	V
$V_{\text{SEL}} \text{or} V_{\text{EN}}$	Address or enable pin voltage	0	36	V
$I_S \text{ or } I_{D (CONT)}$	Source or drain continuous current (SxA, SxB, Dx)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-40	125	°C

 V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 36 V, and the minimum V_{DD} is met. Refer to *Source or Drain Continuous Current* table for I_{DC} specifications. (1)

(2)

6.5 Source or Drain Continuous Current

at supply voltage of V_{DD} ± 10%, V_{SS} ± 10 % (unless otherwise noted)

CONT	CONTINUOUS CURRENT PER CHANNEL		T _A = 85°C	T₄ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	T _A = 25°C	IA - 05 C	1 _A = 125 C	UNIT
	±15 V Dual Supply ⁽¹⁾	360	235	130	mA
	+36 V Single Supply	345	225	128	mA
PW (TSSOP)	+12 V Single Supply	260	177	108	mA
	±5 V Dual Supply	255	175	105	mA
	+5 V Single Supply	170	129	80	mA
	±15 V Dual Supply ⁽¹⁾	400	230	120	mA
	+36 V Single Supply	300	190	110	mA
RRQ (WQFN)	+12 V Single Supply	300	180	100	mA
	±5 V Dual Supply	300	180	100	mA
	+5 V Single Supply	240	150	85	mA

(1) Specified for nominal supply voltage only.



6.6 36 V Single Supply: Electrical Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +36 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +36 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{T}_{A} = 25^{\circ}\text{C} \ \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 30 V	25°C		3.6	6.2	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			7.9	Ω
		Refer to On-Resistance	-40°C to +125°C			9.4	Ω
		V _S = 0 V to 30 V	25°C		0.2	0.7	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V _S = 0 V to 30 V	25°C		1.6	1.8	Ω
R _{ON FLAT}	On-resistance flatness	$I_{S} = -10 \text{ mA}$	-40°C to +85°C			2.5	Ω
		Refer to On-Resistance	-40°C to +125°C			3.1	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 18 V, I _S = –10 mA Refer to On-Resistance	-40°C to +125°C		0.015		Ω/°C
		Switch state is off	25°C	-0.4	0.02	0.4	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _S = 30 V / 1 V V _D = 1 V / 30 V	-40°C to +85°C	-2		2	nA
		Refer to Off-Leakage Current	-40°C to +125°C	-15		15	nA
	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = 30 V / 1 V$ $V_D = 1 V / 30 V$ Refer to Off-Leakage Current	25°C	-0.5	0.04	0.5	nA
I _{D(OFF)}			-40°C to +85°C	-8		8	nA
			-40°C to +125°C	-30		30	nA
		Switch state is on $V_S = V_D = 30 V \text{ or } 1 V$ Refer to On-Leakage Current	25°C	-0.5	0.04	0.5	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾		-40°C to +85°C	-4		4	nA
D(ON)			-40°C to +125°C	-30		30	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.6	1.2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY	•					
			25°C		65	100	μA
I _{DD}	V _{DD} supply current	V_{DD} = 36 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			110	μA
			-40°C to +125°C			130	μA

(1) When V_S is 30 V, V_D is 1 V. Or when V_S is 1 V, V_D is 30 V.

When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating. (2)



6.7 36 V Single Supply: Switching Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +36 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +36 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{T}_{A} = 25^{\circ} \text{C} \ \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 18 V	25°C		90	170	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			200	ns
		V _S = 18 V	25°C		95	180	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			200	ns
		Time	-40°C to +125°C			210	ns
		V _S = 18 V	25°C		85	150	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega, C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			160	ns
~ /		Time	-40°C to +125°C			170	ns
		V _S = 18 V,	25°C		40		ns
ввм	Break-before-make time delay	$R_L = 300 \Omega$, $C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.15		ms
T _{ON (VDD)}	Device turn on time	$R_L = 300 \Omega, C_L = 35pF$	-40°C to +85°C		0.15		ms
	(V _{DD} to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.15		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		560		ps
Q _{INJ}	Charge injection	$V_D = 18 V, C_L = 100 pF$ Refer to Charge Injection	25°C		3		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 100 kHz Refer to Off Isolation	25°C		-82		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		95		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$	25°C		-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$\label{eq:VPP} \begin{array}{l} V_{PP} = 0.62 \ V \ on \ V_{DD} \ and \ V_{SS} \\ R_L = 10 \ M\Omega \ , \ C_L = 5 \ pF, \\ f = 1 \ MHz \\ Refer \ to \ ACPSRR \end{array}$	25°C		-46		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 18 \text{ V}, V_{BIAS} = 18 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	$V_{PP} = 18 \text{ V}, \text{ V}_{BIAS} = 18 \text{ V}$ $R_L = 10 \text{ k}\Omega, \text{ C}_L = 5 \text{ pF},$ $= 20 \text{ Hz to } 20 \text{ kHz}$ 25°C		0.0006		%
C _{S(OFF)}	Source off capacitance	V _S = 18 V, f = 1 MHz	25°C		17		pF
C _{D(OFF)}	Drain off capacitance	V _S = 18 V, f = 1 MHz	25°C		28		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 18 V, f = 1 MHz	25°C		77		pF



TMUX6234 JAJSLE6B – JULY 2020 – REVISED DECEMBER 2022

6.8 ±15 V Dual Supply: Electrical Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -10 V to +10 V	25°C		3.6	5.5	Ω
R _{ON}	On-resistance	I _D = –10 mA	-40°C to +85°C			7.1	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
		V _S = -10 V to +10 V	25°C		0.3	0.7	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			1	Ω
		V _S = -10 V to +10 V	25°C		0.4	1.5	Ω
R _{ON FLAT}	On-resistance flatness	$I_{S} = -10 \text{ mA}$	-40°C to +85°C			1.7	Ω
		Refer to On-Resistance	-40°C to +125°C			1.9	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = –10 mA Refer to On-Resistance	–40°C to +125°C		0.015		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.6	0.01	0.6	nA
la (a)	Source off leakage current ⁽¹⁾	Switch state is off V _S = +10 V / –10 V	-40°C to +85°C	-2		2	nA
I _{S(OFF)}	Course on leakage current of	$V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	–40°C to +125°C	-10		10	nA
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.8	0.02	0.8	nA
	Drain off leakage current ⁽¹⁾	Switch state is off V _S = +10 V / –10 V	-40°C to +85°C	-6		6	nA
ID(OFF)		$V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	–40°C to +125°C	-30		30	nA
		V _{DD} = 16.5 V, V _{SS} = –16.5 V	25°C	-0.8	0.02	0.8	nA
S(ON)	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 10 V$	-40°C to +85°C	-6		6	nA
D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-30		30	nA
LOGIC IN	IPUTS (SEL / EN pins)			-			
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER	SUPPLY	1				1	
			25°C		42	70	μA
I _{DD}	V _{DD} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			80	μA
		Logic inputs – v v, v v, or v_{DD}	-40°C to +125°C			95	μA
			25°C		8	25	μA
I _{SS}	V _{SS} supply current	V _{DD} = 16.5 V, V _{SS} = –16.5 V Logic inputs = 0 V, 5 V, or V _{DD}	-40°C to +85°C			30	μA
		Logic inputs – 0 v, 5 v, or V _{DD}	-40°C to +125°C			40	μA

(1) When V_S is positive, V_D is negative. Or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



6.9 ±15 V Dual Supply: Switching Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		105	190	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C			200	ns
		Refer to Transition Time	–40°C to +125°C			210	ns
		V _S = 10 V	25°C		105	190	ns
t _{ON (EN)}	Turn-on time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	–40°C to +85°C			200	ns
. ,		Time	–40°C to +125°C			210	ns
		V _S = 10 V	25°C		80	150	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			160	ns
		Time	–40°C to +125°C			170	ns
		V _S = 10 V,	25°C		50		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	–40°C to +85°C	1			ns
		Refer to Break-Before-Make	–40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.16		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C		0.16		ms
		Refer to Turn-on (VDD) Time	–40°C to +125°C		0.16		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		450		ps
Q _{INJ}	Charge injection	V _D = 0 V, C _L = 100 pF Refer to Charge Injection	25°C		3		рС
O _{ISO}	Off-isolation	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 0 \ V, \ f = 100 \ kHz \\ Refer to \ Off \ Isolation $	25°C		-82		dB
O _{ISO}	Off-isolation	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 1 \; MHz \\ Refer \; to \; Off \; Isolation \\ \end{array} $	25°C		-62		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 1 MHz \\ Refer \; to \; Crosstalk \\ \end{array} $	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		100		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ V _S = 0 V, f = 1 MHz	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 10 M Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-48		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	25°C		0.0004		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		16		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		28		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		77		pF



6.10 12 V Single Supply: Electrical Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ Typical \ at \ V_{DD} = +12 \ V, \ V_{SS} = 0 \ V, \ T_A = 25^{\circ}C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 10 V	25°C		6.2	12	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			15	Ω
		Refer to On-Resistance	-40°C to +125°C			18	Ω
		V _S = 0 V to 10 V	25°C		0.3	0.7	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			1	Ω
		V _S = 0 V to 10 V	25°C		2.4	3.6	Ω
R _{ON FLAT}	On-resistance flatness	$I_{S} = -10 \text{ mA}$	-40°C to +85°C			3.9	Ω
		Refer to On-Resistance	-40°C to +125°C			4.8	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = –10 mA Refer to On-Resistance	-40°C to +125°C		0.025		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.4	0.01	0.4	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V	-40°C to +85°C	-1		1	nA
·S(OFF)		V _D = 1 V / 10 V Refer to Off-Leakage Current	–40°C to +125°C	-8		8	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.5	0.02	0.5	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V	-40°C to +85°C	-6		6	nA
'D(OFF)		V _D = 1 V / 10 V Refer to Off-Leakage Current	–40°C to +125°C	-30		30	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.5	0.02	0.5	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 10 V \text{ or } 1 V$	-40°C to +85°C	-6		6	nA
I _{D(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-30		30	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY	1	1	1		I	
			25°C		33	60	μA
I _{DD}	V _{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			70	μA
			-40°C to +125°C			80	μA

(1) When V_S is 10 V, V_D is 1 V. Or when V_S is 1 V, V_D is 10 V. (2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



6.11 12 V Single Supply: Switching Characteristics

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8 V	25°C		105	210	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$	-40°C to +85°C			230	ns
		Refer to Transition Time	-40°C to +125°C			260	ns
		V _S = 8 V	25°C		110	210	ns
t _{ON (EN)}	Turn-on time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	-40°C to +85°C			230	ns
. ,		Time	-40°C to +125°C			260	ns
		V _S = 8 V	25°C		105	200	ns
t _{OFF (EN)}	Turn-off time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	-40°C to +85°C			220	ns
		Time	-40°C to +125°C			250	ns
		V _S = 8 V,	25°C		60		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.16		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.16		ms
· · · ·		Refer to Turn-on (VDD) Time	-40°C to +125°C		0.16		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		500		ps
Q _{INJ}	Charge injection	$V_D = 6 V, C_L = 100 pF$ Refer to Charge Injection	25°C		3		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ V _S = 6 V, f = 100 kHz	25°C		-82		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 6 \; V, \; f = 1 \\ MHz \\ Refer \; to \; Crosstalk \\ \end{array} $	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		130		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 1 MHz	25°C		-0.5		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 10 M Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-48		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_{L} = 10 k\Omega, C_{L} = 5 pF,$ f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0016		%
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		19		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		33		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		78		pF



6.12 ±5 V Dual Supply: Electrical Characteristics

 V_{DD} = +5 V ± 10%, V_{SS} = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +5 V, V_{SS} = -5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		$V_{\rm S} = -4.5$ V to +4.5 V	25°C		7	13.5	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			16.2	Ω
		Refer to On-Resistance	-40°C to +125°C			18.5	Ω
		V _S = -4.5 V to +4.5 V	25°C		0.2	0.7	Ω
ΔR _{ON}	On-resistance mismatch between channels	I _D = -10 mA	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V _S = -4.5 V to +4.5 V	25°C		2.6	3.8	Ω
R _{ON FLAT}	On-resistance flatness	$I_{\rm D} = -10 \text{ mA}$	-40°C to +85°C			4.2	Ω
		Refer to On-Resistance	–40°C to +125°C			4.9	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = –10 mA Refer to On-Resistance	–40°C to +125°C		0.03		Ω/°C
		V _{DD} = +5.5 V, V _{SS} = -5.5 V	25°C	-0.5	0.01	0.5	nA
	Source off leakage current ⁽¹⁾	Switch state is off V _S = +4.5 V / -4.5 V	–40°C to +85°C	-1		1	nA
I _{S(OFF)}		$V_D = -4.5 V / + 4.5 V$ Refer to Off-Leakage Current	–40°C to +125°C	-5		5	nA
		V _{DD} = +5.5 V, V _{SS} = -5.5 V	25°C	-0.5	0.01	0.5	nA
1	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +4.5 V / -4.5 V$	-40°C to +85°C	-3		3	nA
ID(OFF)		$V_D = -4.5 \text{ V} / + 4.5 \text{ V}$ Refer to Off-Leakage Current	–40°C to +125°C	-8		8	nA
		V _{DD} = +5.5 V, V _{SS} = -5.5 V	25°C	-0.5	0.01	0.5	nA
S(ON)	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 4.5 V$	-40°C to +85°C	-3		3	nA
D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-8		8	nA
LOGIC IN	IPUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
IIH	Input leakage current		-40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER	SUPPLY						
			25°C		28	45	μA
I _{DD}	V _{DD} supply current	V_{DD} = +5.5 V, V_{SS} = -5.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			55	μA
			-40°C to +125°C			85	μA
			25°C		4	10	μΑ
I _{SS}	V _{SS} supply current	V_{DD} = +5.5 V, V_{SS} = -5.5 V	-40°C to +85°C			15	μΑ
-		Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +125°C	-		25	μA

(1) When V_S is positive, V_D is negative. Or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.




6.13 ±5 V Dual Supply: Switching Characteristics

 V_{DD} = +5 V ± 10%, V_{SS} = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +5 V, V_{SS} = -5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 3 V	25°C		120	210	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C			230	ns
		Refer to Transition Time	–40°C to +125°C			250	ns
		V _S = 3 V	25°C		130	220	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			240	ns
. ,		Time	–40°C to +125°C			260	ns
		V _S = 3 V	25°C		120	210	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			230	ns
~ /		Time	–40°C to +125°C			250	ns
		V _S = 3 V,	25°C		65		ns
t _{BBM}	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C	1			ns
		Refer to Break-Before-Make	–40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.16		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	R _L = 300 Ω, C _L = 35pF	–40°C to +85°C		0.16		ms
		Refer to Turn-on (VDD) Time	–40°C to +125°C		0.16		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		400		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 100 pF$ Refer to Charge Injection	25°C		1		рС
O _{ISO}	Off-isolation	$ \begin{array}{c} R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 0 \ V, \ f = 100 \ kHz \\ Refer to \ Off \ Isolation \end{array} \begin{array}{c} 25^\circ C \\ \end{array} \begin{array}{c} -82 \\ \end{array} $		-82		dB	
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1MHz$ Refer to Crosstalk	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		130		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, f = 1 MHz	25°C		-0.6		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 10 M Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-53		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 5 V, V_{BIAS} = 0 V$ $R_{L} = 10 k\Omega, C_{L} = 5 pF,$ $f = 20 Hz to 20 kHz$ Refer to THD + Noise 0.002			%		
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		20		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		34		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		80		pF




6.14 Typical Characteristics






6.14 Typical Characteristics (continued)






6.14 Typical Characteristics (continued)





6.14 Typical Characteristics (continued)





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. \boxtimes 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$.




図 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- Source off-leakage current
- Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

7-2 shows the setup used to measure both off-leakage currents.




図 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. \boxtimes 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




図 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




図 7-4. Transition-Time Measurement Setup



7.5 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-7 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(FN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-7 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF(EN)}.




図 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. \boxtimes 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




図 7-6. Break-Before-Make Delay Measurement Setup



7.7 t_{ON (VDD)} Time

The $t_{ON (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \boxtimes 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON (VDD)}$.




図 7-7. t_{ON (VDD)} Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. \boxtimes 7-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD}.





図 7-8. Propagation Delay Measurement Setup



7.9 Charge Injection


The TMUX6234 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . \boxtimes 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).



Z 7-9. Charge-Injection Measurement Setup

7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \boxtimes 7-10 shows the setup used to measure, and the equation used to calculate off isolation.




Z 7-10. Off Isolation Measurement Setup



7.11 Crosstalk


Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. \boxtimes 7-11 shows the setup used to measure and the equation used to calculate crosstalk.



☑ 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. \boxtimes 7-12 shows the setup used to measure bandwidth.




🛛 7-12. Bandwidth Measurement Setup



7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD.



☑ 7-13. THD Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

☑ 7-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.




図 7-14. ACPSRR Measurement Setup




8 Detailed Description

8.1 Overview

The TMUX6234 contains four independently controlled SPDT switches with an \overline{EN} pin to enable or disable all four switches.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX6234 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for the TMUX6234 ranges from V_{SS} to V_{DD} .

8.3.3 1.8 V Logic Compatible Inputs

The TMUX6234 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the switch to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. Refer to *Simplifying Design with 1.8 V logic Muxes and Switches* for more information on 1.8 V logic implementations.



8.3.4 Fail-Safe Logic

TMUX6234 supports Fail-Safe Logic on the control input pins (\overline{EN} and SELx) allowing it to operate up to 36 V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the TMUX6234 logic input pins to ramp up to +36 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +36 V in powered-off condition, but do not offer protection against negative overvoltage conditions.


8.3.5 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX62xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX62xx family of switches and multiplexers to be used in harsh environments. Refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability* for more information on latch-up immunity.

8.3.6 Ultra-Low Charge Injection

⊠ 8-1 shows how the TMUX6234 has a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.



2 8-1. Transmission Gate Topology

The TMUX6234 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule of thumb, Cp should be 20x larger than the equivalent load capacitance on the source (Sx).



8.4 Device Functional Modes

The enable \overline{EN} pin is an active-low logic pin that controls the connection between the source (SxA and SxB) and drain (Dx) pins of the device. The TMUX6234 SELx logic control inputs determine which source pin is connected to the drain pin for each channel. When the \overline{EN} pin of the TMUX6234 is pulled low, the SELx logic control inputs determine which source input is selected. When the \overline{EN} pin is pulled high, all of the switches are in an open state regardless of the state of the SELx logic control inputs. The control pins can be as high as 36 V.

The TMUX6234 can be operated without any external components except for the supply decoupling capacitors. The \overline{EN} and SELx pins have internal pull-down resistors of 4 M Ω . If unused, \overline{EN} and SELx pins should be tied to GND to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connected to GND.

8.5 Truth Tables

8-1 shows the truth tables for the TMUX6234.

		±x 0-1.	111000234 1101		
EN	SEL1	SEL2	SEL3	SEL4	Selected Source Pins Connected to Drain Pins
0	0	X ⁽¹⁾	Х	Х	S1B to D1
0	1	Х	Х	Х	S1A to D1
0	Х	0	Х	Х	S2B to D2
0	Х	1	Х	Х	S2A to D2
0	Х	Х	0	Х	S3B to D3
0	Х	Х	1	Х	S3A to D3
0	Х	Х	Х	0	S4B to D4
0	Х	Х	Х	1	S4A to D4
1	Х	Х	Х	Х	Hi-Z (OFF)

表 8-1. TMUX6234 Truth Table

(1) X means do not care.



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMUX6234 is part of the precision switches and multiplexers family of devices. The TMUX6234 offers low R_{ON} , low on and off leakage currents and low charge injection performance. These features makes the TMUX6234 a precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

9.2 Typical Application

One application of the TMUX6234 is for input control of a power amplifier gate driver. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier, and can stop biasing the power amplifier by switching the gate voltage. The wide dual supply range of ± 4.5 V to ± 18 V allows the switch to work with GaN power amplifiers and the wide single supply range 4.5 V to 36 V works well with LDMOS power amplifiers.

9-1 shows the TMUX6234 configured for control of a multi-channel power amplifier application.




図 9-1. Power Amplifier Gate Driver



9.2.1 Design Requirements

Use the parameters listed in $\frac{1}{5}$ 9-1 for this design example.

PARAMETERS	VALUES						
FARAIMETERS	GAN application	LDMOS application					
Supply (V _{DD})	8 V						
Supply (V _{SS})	-12 V						
Signal range	-12 V to 0 V	0 V to 5 V					
Control logic	1.8 V compati	able (up to 36 V)					
SEL1 - SEL4	Controlled independently for each power amplifier channel						


表 9-1. Design Parameters

9.2.2 Detailed Design Procedure

The application shown in 🗵 9-1 demonstrates how to toggle between the DAC output and a low signal voltage for control of a power amplifier. A device such as the TMUX6234 that supports multiple supply voltage combinations allows the system designer to use a single switch across platforms with different power amplifier topologies such as GaN or LDMOS implementations. Using a multi-channel switch like the TMUX6234 allows the system to improve density by implementing a smaller solution size. Multiple channels of the TMUX6234 can be utilized to switch additional stages of a single power amplifier channel. Or multiple channel switches can be used on different power amplifier stages in high channel count communications equipment such as a 32 transmist (TX), 32 receive (RX) active antenna system mMIMIO (AAS). Each channel of the TMUX6234 has independent control signals allowing for overal system flexibility. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pins of the switch or the golbal enable pin. The TMUX6234 can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. All inputs to the switch must fall within the recommend operating conditions of the TMUX6234 including signal range and continuous current. For this design with a positive supply of 8 V on V_{DD}, and negative supply of -12 V on V_{SS}, the signal range can be 8 V to -12 V. The maximum continuous current (I_{DC}) is captured in the Recommended Operating Conditions table for a range of supply voltage cases.

9.2.3 Application Curve

The low on-resistance and fast switching times of TMUX6234 make this device ideal for implementing high channel count switching applications. \boxtimes 9-2 shows the plot for transition time vs temperature for the TMUX6234.





10 Power Supply Recommendations


The TMUX6234 operates across a wide supply range of ± 4.5 V to ± 18 V (4.5 V to 36 V in single-supply mode). The TMUX6234 also performs well with asymmetrical supplies such as V_{DD} = 18 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. Use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at the V_{DD} and V_{SS} pins to ground for an improved supply noise immunity. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems or systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

11 Layout

11.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. \boxtimes 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.






Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

☑ 11-2 illustrates an example of a PCB layout with the TMUX6234. Some key considerations are:


- Decouple the supply pins with a 0.1 µF and 1 µF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

11.2 Layout Example

☑ 11-2 shows an example board layout for the TMUX6234.











12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief.
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief.
- Texas Intruments, Implications of Slow or Floating CMOS Inputs application note.
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide.
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report.
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application report.
- Texas Instruments, Ultrasonic Water Flow Measurement design guide
- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application report.
- Texas Instruments, QFN/SON PCB Attachment application report.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX6234PWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T234	Samples
TMUX6234RRQR	ACTIVE	WQFN	RRQ	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX X234	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

18-Feb-2023



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX6234PWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX6234PWR	TSSOP	PW	20	3000	356.0	356.0	35.0

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




RRQ0020A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RRQ0020A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RRQ0020A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated