









TMUX7612 JAJSQX2 - AUGUST 2023


TMUX7612 1.8V ロジック対応、50V、低 RON、1:1(SPST)、1 チャネル高精度 スイッチ

1 特長

- デュアル電源電圧範囲:±4.5V~ ±25 V
- 単一電源電圧範囲:4.5V~50 V
- 非対称のデュアル電源のサポート(例: VDD = 37.5V、 $V_{SS} = 12.5V$)
- 高精度:
 - 低オン抵抗:1.35Ω (標準値)
 - 低い静電容量:35pF (標準値)
 - 超低オン抵抗平坦性:0.01Ω (標準値)
 - 大電流対応:470mA (最大値)
 - 低オン・リーク電流:3.7pA (標準値)、0.5nA (最大
 - 低オフ・リーク電流:30pA (標準値)、0.25nA (最大 値)
 - 超低電荷注入:10pC (標準値)
- -40°C~+125°Cの動作温度
- レール・ツー・レール動作
- 双方向動作
- ブレイク・ビフォー・メイクのスイッチング動作

2 アプリケーション

- 半導体試験装置
- SSR とフォトリレーの交換
- 自動試験装置
- LCD 試験装置
- メモリ試験装置
- プログラマブル・ロジック・コントローラ (PLC)
- ファクトリ・オートメーション / 制御
- 計測機器:ラボ、分析、ポータブル
- データ・アクイジション・システム (DAQ)
- 光学試験装置



オン抵抗とソースまたはドレイン電圧との関係

3 概要

TMUX7612 は、独立して選択できる 4 つの 1:1 単極単 投 (SPST) スイッチ・チャネルを備えた相補型金属酸化膜 半導体 (CMOS) スイッチ・デバイスです。このデバイスは 単一電源 (4.5V~50 V)、デュアル電源 (±4.5V~±25 V)、非対称電源 (V_{DD} = 37.5V、V_{SS} = -12.5V など) で動 作します。

TMUX7612 は、ソース (Sx) およびドレイン (Dx) ピンで、 Vss から Vnn までの範囲の双方向アナログおよびデジタ ル信号をサポートします。


TMUX7612 のスイッチは、SELx ピンの適切なロジック制 御入力で制御されます。TMUX7612 は、超低電荷注入を 可能にする特殊なアーキテクチャを採用しています。この 機能は、制御入力からデバイスのアナログ出力への望まし くないカップリングを防止し、AC ノイズとオフセット誤差を 低減するのに役立ちます。

TMUX7612 は高精度スイッチおよびマルチプレクサ・デ バイス・ファミリの製品であり、オンおよびオフ時のリーク電 流が非常に小さいため、高精度の測定用途に使用できま

パッケージ情報

	* * * / * / IDTM	
部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
TMUX7612	PW (TSSOP, 16)	5mm × 6mm
	RUM (WQFN, 16)	4mm × 4mm

- 利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



TMUX7612 ブロック図



Table of Contents

1 特長1	6.15 Typical Characteristics	14
2 アプリケーション1	7 Detailed Description	
3 概要1	7.1 Overview	
4 Revision History2	7.2 Functional Block Diagram	15
5 Pin Configuration and Functions3	7.3 Feature Description	15
S Specifications4	7.4 Device Functional Modes	17
6.1 Absolute Maximum Ratings4	8 Application and Implementation	18
6.2 ESD Ratings4	8.1 Application Information	18
6.3 Thermal Information4	8.2 Typical Application	18
6.4 Recommended Operating Conditions5	8.3 Power Supply Recommendations	20
6.5 Source or Drain Continuous Current Switch Pairs5	8.4 Layout	21
6.6 Source or Drain Pulsed Current5	9 Device and Documentation Support	
6.7 Electrical Characteristics (12 V Single Supply)6	9.1 Documentation Support	23
6.8 Switching Characteristics (12 V Single Supply)7	9.2ドキュメントの更新通知を受け取る方法	23
6.9 Electrical Characteristics (±15 V Dual Supply) 8	9.3 サポート・リソース	23
6.10 Switching Characteristics (±15 V Dual Supply)9	9.4 Trademarks	23
6.11 Electrical Characteristics (±20 V Dual Supply)10	9.5 静電気放電に関する注意事項	23
6.12 Switching Characteristics (±20 V Dual Supply)11	9.6 用語集	23
6.13 Electrical Characteristics (+37.5 V/–12.5 V	10 Mechanical, Packaging, and Orderable	
Dual Supply)12	Information	23
6.14 Switching Characteristics (+37.5 V/–12.5 V	10.1 Tape and Reel Information	
Dual Supply)13	10.2 Mechanical Data	

4 Revision History


DATE	REVISION	NOTES
August 2023	*	Initial Release

Product Folder Links: TMUX7612

2 Submit Document Feedback



5 Pin Configuration and Functions






図 5-1. PW Package, 16-Pin TSSOP (Top View)

図 5-2. RUM Package, 16-Pin WQFN (Top View)

表 5-1. Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	TSSOP	WQFN	ITPE	DESCRIPTION
D1	2	16	I/O	Drain pin 1. Can be an input or output.
D2	15	13	I/O	Drain pin 2. Can be an input or output.
D3	10	8	I/O	Drain pin 3. Can be an input or output.
D4	7	5	I/O	Drain pin 4. Can be an input or output.
GND	5	3	Р	Ground (0 V) reference.
N.C.	12	10	_	No internal connection. Can be shorted to GND or left floating
S1	3	1	I/O	Source pin 1. Can be an input or output.
S2	14	12	I/O	Source pin 2. Can be an input or output.
S3	11	9	I/O	Source pin 3. Can be an input or output.
S4	6	4	I/O	Source pin 4. Can be an input or output.
SEL1	1	15	I	Logic control input 1, has internal pull-down resistor. Controls channel 1 state as provided in 表 7-1.
SEL2	16	14	I	Logic control input 2, has internal pull-down resistor. Controls channel 2 state as provided in 表 7-1.
SEL3	9	7	I	Logic control input 3, has internal pull-down resistor. Controls channel 3 state as provided in 表 7-1.
SEL4	8	6	I	Logic control input 4, has internal pull-down resistor. Controls channel 4 state as provided in 表 7-1.
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD and GND
VSS	4	2	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10 µF between VSS and GND. In single-supply applications, this pin should be connected to ground.
Thermal P	ad		_	The thermal exposed pad is connected internally. It is recommended that the pad be tied to VSS for best performance.

(1) I = input, O = output, I/O = input and output, P = power.

English Data Sheet: SCDS466



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			53	V
V_{DD}	Supply voltage	-0.5	53	V
V _{SS}		-32	0.5	V
V _{SEL} - V _{SS}	Logic Supply Voltage	-0.5	53	V
I _{SEL}	Logic control input pin current (SEL pins)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, Dx)	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
T _J	Junction temperature		150	°C
P _{tot}	Total power dissipation		1650	mW

- (1) Operation outside the *Absolute Maximum Rating* may cause permanent device damage. *Absolute Maximum Rating* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Condition*. If used outside the *Recommended Operating Condition* but within the *Absolute Maximum Rating*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMU		
THERMAL METRIC(1)		RUM (QFN)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	TBD	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	TBD	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	TBD	TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	TBD	TBD	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TMUX7612

Submit Document Feedback



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD} – V _{SS} (1)	Power supply voltage differential	4.5	50	V
V_{DD}	Positive power supply voltage	4.5	50	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V_{DD}	V
V _{SEL} – V _{SS}	Logic Supply Voltage	0	44	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-40	125	°C

- (1) V_{DD} and V_{SS} can be any value as long as 4.5 $V \le (V_{DD} V_{SS}) \le 50 V$, and the minimum V_{DD} is met.
- (2) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

6.5 Source or Drain Continuous Current Switch Pairs

CONTINUOUS CURRENT PER CHANNEL (I _{DC})			T _Δ = 25°C	T _Δ = 50°C	T _Δ = 85°C	T _Δ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	Pins	1A = 25 C	1A - 50 C	1A - 65 C	1A - 125 C	UNII
		1 Channel	470	432	153	119	
PW	VSS to VDD -2.5 V	2 Channels	390	306	119	119	mA
(TSSOP)	V33 10 VDD -2.3 V	3 Channels	318	250	119	80	IIIA
		4 Channels	276	216	119	69	
	VSS to VDD -2.5 V	1 Channel	470	406	144	119	
RUM (QFN)		2 Channels	366	287	119	92	™ V
		3 Channels	299	235	119	75	mA
		4 Channels	259	203	119	65	

6.6 Source or Drain Pulsed Current

Pulsed at 1 ms, 10% duty cycle

PULSED CURRENT PER CHANNEL (I _{DC})		T _Δ = 25°C	T _Δ = 50°C	T _A = 85°C	T _Δ = 125°C	UNIT	
PACKAGE	TEST CONDITIONS	1A - 25 C	1A - 30 C	1A - 83 C	1A - 125 C	UNII	
PW (TSSOP)	VSS to VDD - 2.5 V	470	470	440	200	mA	
RUM (QFN)	VSS to VDD - 2.5 V	470	470	410	190	mA	

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



6.7 Electrical Characteristics (12 V Single Supply)

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_S = 3 \text{ V to } 7.8 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			2.15	Ω
		10 10 MA	-40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_S = 3 \text{ V to } 7.8 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.1		Ω
R _{ON FLAT}	On-resistance flatness	V _S = 3 V to 7.8 V I _D = -10 mA	25°C		0.01		Ω
R _{ON DRIFT}	On-resistance drift	$V_S = 0 \text{ V}, I_S = -10 \text{ mA}$	-40°C to +125°C		0.008		Ω/°C
		V _{DD} = 12 V, V _{SS} = 0 V	25°C	-0.25	0.0035	0.25	
	Source off lookogo ourrent(1)	Switch state is off	-40°C to +50°C	-0.5		0.5	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _S = 1 V / 10 V V _D = 10 V / 1 V	-40°C to +85°C	-0.75		0.75	
			-40°C to +125°C	-12.5		12.5	
	Drain off leakage current ⁽¹⁾	V_{DD} = 12 V, V_{SS} = 0 V Switch state is off V_{S} = 1 V / 10 V V_{D} = 10 V / 1 V	25°C	-0.25	0.0027	0.25	
			–40°C to +50°C	-0.5		0.5	nA
I _{D(OFF)}			-40°C to +85°C	-0.75		0.75	
			-40°C to +125°C	-12.5		12.5	
			25°C	-0.5	0.0041	0.5	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	V _{DD} = 12 V, V _{SS} = 0 V Switch state is on	–40°C to +50°C	-0.6		0.6	
$I_{D(ON)}$	Charmer on leakage current	$V_S = V_D = 1 \text{ V or } 10 \text{ V}$	-40°C to +85°C	-0.75		0.75	
			-40°C to +125°C	-7		7	
POWER S	SUPPLY		•				
			25°C		30	42	
I_{DDQ}	V _{DD} quiescent supply current	V _{DD} = 12 V, V _{SS} = 0 V All switches OFF	–40°C to +85°C			55	- '
			-40°C to +125°C			70	
		40.777	25°C		400	500	
I_{DD}	V _{DD} supply current	V _{DD} = 12 V, V _{SS} = 0 V All switches ON	-40°C to +85°C			525	μΑ
		AII SWILDINGS OIN	–40°C to +125°C			550	

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

Submit Document Feedback

⁽¹⁾ (2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.8 Switching Characteristics (12 V Single Supply)

 $V_{DD} = +12~V \pm 10\%,~V_{SS} = 0~V,~GND = 0~V~(unless~otherwise~noted)$ Typical at $V_{DD} = +12~V,~V_{SS} = 0~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		2.2	2.5	μs
t _{ON}	Turn-on time from control input	$V_S = 8 V$ $R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			3	μs
		11(300 12, O[- 33 pi	-40°C to +125°C			3.5	μs
			25°C		1.8	2.2	μs
t _{OFF}	Turn-off time from control input	$V_S = 8 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			2.5	μs
		11t_ 000 12, OL 00 pi	-40°C to +125°C			3	μs
			25°C		320		ns
t _{BBM}	Break-before-make time delay	$V_S = 8 V$, $R_L = 300 \Omega$, $C_L = 35 pF$	-40°C to +85°C	125			ns
		11. 000 12, OL 00 pi	-40°C to +125°C	125			ns
Q _{INJ}	Charge injection	V _S = 6 V, C _L = 100 pF	25°C		4		рС
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 6 V, f = 100 kHz	25°C		-100		dB
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 6 V, f = 1 MHz	25°C		-70		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 6 V, f = 100 kHz	25°C		-114		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 6 V, f = 1 MHz	25°C		-100		dB
BW	–3dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 6 V	25°C		150		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 6 V, f = 1 MHz	25°C	_	-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		-60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 12 \text{ V}, V_{BIAS} = 6 \text{ V}$ $R_L = 110 \Omega$, $C_L = 5 \text{ pF}$, $f = 20 \text{ Hz}$ to 20 kHz	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 6 V, f = 1 MHz	25°C		43		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 6 V, f = 1 MHz	25°C		43		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 6 V, f = 1 MHz	25°C		37		pF



6.9 Electrical Characteristics (±15 V Dual Supply)

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10% GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			2.15	Ω
		1010 111A	-40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.1		Ω
R _{ON FLAT}	On-resistance flatness	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.01		Ω
R _{ON DRIFT}	On-resistance drift	$V_S = 0 \text{ V, } I_S = -10 \text{ mA}$	-40°C to +125°C		0.008		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = –16.5 V	25°C	-0.25	0.03	0.25	
ı	Source off lookage ourrent(1)	Switch state is off	-40°C to +50°C	-0.5		0.5	nA
S(OFF)	Source off leakage current ⁽¹⁾	$V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-1		1	ΠA
		$V_D = -10 \text{ V} / + 10 \text{ V}$	-40°C to +125°C	-12.5		12.5	
	Drain off leakage current ⁽¹⁾	V - 16 E V V - 16 E V	25°C	-0.25	0.03	0.25	nA
		$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Switch state is off $V_{S} = +10 \text{ V} / -10 \text{ V}$	-40°C to +50°C	-0.5		0.5	
I _{D(OFF)}			-40°C to +85°C	-1		1	
		$V_D = -10 \text{ V} / + 10 \text{ V}$	-40°C to +125°C	-12.5		12.5	
	Channel on leakage current ⁽²⁾		25°C	-0.5	0.0037	0.5	
I _{S(ON)}		$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	-40°C to +50°C	-0.6		0.6	nA
$I_{D(ON)}$		Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-0.75		0.75	
			-40°C to +125°C	-7		7	
POWER S	SUPPLY		'			'	
			25°C		35	50	
I_{DDQ}	V _{DD} quiescent supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V All switches OFF	-40°C to +85°C			60	μΑ
		7 III CIVILONGO CI I	-40°C to +125°C			75	
			25°C		425	475	
I _{DD}	V _{DD} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V All switches ON	-40°C to +85°C			550	μΑ
		7 th Switches Giv	-40°C to +125°C			650	
			25°C		15	25	
Issq	V _{SS} quiescent supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V All switches OFF	-40°C to +85°C			35	μA
		, an awitoriou of I	-40°C to +125°C			45	
			25°C		340	400	
lss	V _{SS} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V All switches ON	-40°C to +85°C			425	μΑ
		All SWILLIES ON	-40°C to +125°C			450	

- (1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
- When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

Submit Document Feedback



6.10 Switching Characteristics (±15 V Dual Supply)

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		2.2	2.5	μs
t _{ON}	Turn-on time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			3	μs
		11. 000 11, OL 00 p.	-40°C to +125°C			3.5	μs
			25°C		1.8	2.2	μs
t _{OFF}	Turn-off time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			2.5	μs
			-40°C to +125°C			3	μs
			25°C		310		ns
t _{BBM}	Break-before-make time delay	$V_S = 10 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	125			ns
			-40°C to +125°C	125			ns
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF	25°C		-3		рС
O _{ISO}	Off-isolation	$R_L = 50~\Omega$, $C_L = 5~pF$ $V_S = 200~mV_{RMS},~V_{BIAS} = 0~V,~f = 100~kHz$	25°C		-100		dB
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 1 MHz	25°C		-74		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 100 kHz	25°C		-114		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 1 MHz	25°C		-90		dB
BW	–3dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V	25°C		150		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 1 MHz	25°C		-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		-60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 110 \Omega, C_L = 5 \text{ pF},$ $f = 20 \text{ Hz} \text{ to } 20 \text{ kHz}$	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		35		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		35		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		35		pF



6.11 Electrical Characteristics (±20 V Dual Supply)

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ $\text{Typical at V}_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_{A} = 25 ^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			2.15	Ω
		ID IO IIIA	-40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.1		Ω
R _{ON FLAT}	On-resistance flatness	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.01		Ω
R _{ON DRIFT}	On-resistance drift	$V_S = 0 \text{ V}, I_S = -10 \text{ mA}$	-40°C to +125°C		0.008		Ω/°C
		V - 22 V V - 22 V	25°C	-0.25	0.012	0.25	
	Source off leakage current ⁽¹⁾	V_{DD} = 22 V, V_{SS} = –22 V Switch state is off	–40°C to +50°C	-0.75		0.75	nA
S(OFF)	Source of leakage current	$V_S = +15 \text{ V} / -15 \text{ V}$	–40°C to +85°C	-1.1		1.1	ΠA
		$V_D = -15 \text{ V} / + 15 \text{ V}$	-40°C to +125°C	-13.5		13.5	
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	V _{DD} = 22 V, V _{SS} = –22 V	25°C	-0.25	0.012	0.25	
		Switch state is off	–40°C to +50°C	-0.75		0.75	
		$V_S = +15 \text{ V} / -15 \text{ V}$	–40°C to +85°C	-1.1		1.1	
		$V_D = -15 \text{ V} / + 15 \text{ V}$	-40°C to +125°C	-13.5		13.5	
	Channel on leakage current ⁽²⁾		25°C	-0.75	0.0045	0.75	
I _{S(ON)}		$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$	–40°C to +50°C	-1		1	nA
$I_{D(ON)}$		Switch state is on $V_S = V_D = \pm 15 \text{ V}$	–40°C to +85°C	-1		1	
			-40°C to +125°C	-8.5		8.5	
POWER S	SUPPLY					'	
			25°C		35	50	
I_{DDQ}	V _{DD} quiescent supply current	V _{DD} = 22 V, V _{SS} = –22 V All switches OFF	-40°C to +85°C			60	μΑ
		7 til Switchios Ci i	-40°C to +125°C			75	
			25°C		425	475	
I _{DD}	V _{DD} supply current	V_{DD} = 22 V, V_{SS} = -22 V All switches ON	–40°C to +85°C			550	μΑ
		All Switches Oil	-40°C to +125°C			650	
			25°C		15	25	
I _{SSQ}	V _{SS} quiescent supply current	V _{DD} = 22 V, V _{SS} = –22 V All switches OFF	-40°C to +85°C			35	μΑ
		7 III OVVILORIOS OF I	-40°C to +125°C			45	
			25°C		340	400	
lss	V _{SS} supply current	V _{DD} = 22 V, V _{SS} = –22 V All switches ON	–40°C to +85°C			425	μΑ
'55	V55 supply cultone	All Switches ON	-40°C to +125°C			450	

- (1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
- When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

Submit Document Feedback



6.12 Switching Characteristics (±20 V Dual Supply)

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
			25°C		2.2	2.5	μs
t _{ON}	Turn-on time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			2.9	μs
		11t_ 000 12, 0t_ 00 pi	-40°C to +125°C			3.2	μs
			25°C		1.8	2.2	μs
t _{OFF}	Turn-off time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			2.5	μs
		11. 000 11, OL 00 PI	-40°C to +125°C			2.8	μs
			25°C		320		ns
t _{BBM} Break-before-make time delay		$V_S = 10 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	125			ns
		11. 000 11, OL 00 PI	-40°C to +125°C	125			ns
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF	25°C		-4		рC
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV $_{RMS}$, V_{BIAS} = 0 V, f = 100 kHz	25°C	-100		dB	
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 1 MHz	25°C		–77		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 100 kHz	25°C		-110		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 1 MHz	25°C		-100		dB
BW	–3dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V,	25°C		150		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 1 MHz	25°C	_	0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		– 57		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 110 \Omega$, $C_L = 5 \text{ pF}$, f = 20 Hz to 20 kHz	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		33		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		33		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		33		pF



6.13 Electrical Characteristics (+37.5 V/–12.5 V Dual Supply)

 V_{DD} = +37.5 V - 10%, V_{SS} = -12.5 V -10%, GND = 0 V (unless otherwise noted)

 $V_{DD} = +37.5 \text{ V} - 10\%, V_{SS} = -12.5 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
ANALOG	SWITCH							
			25°C		1.35	1.65		
R _{ON}	On-resistance	$V_S = -7.5 \text{ V to } 32.5 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			2.15	Ω	
		ID 10 IIIA	-40°C to +125°C			2.45		
ΔR _{ON}	On-resistance mismatch between channels	$V_S = -7.5 \text{ V to } 32.5 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.1		Ω	
R _{ON FLAT}	On-resistance flatness	$V_S = -7.5 \text{ V to } 32.5 \text{ V}$ $I_D = -10 \text{ mA}$	25°C		0.01		Ω	
R _{ON DRIFT}	On-resistance drift	$V_S = 0 \text{ V}, I_S = -10 \text{ mA}$	-40°C to +125°C		0.008		Ω/°C	
		\/ - 27.5 \/ \/ - 12.5 \/	25°C	-0.75	0.021	0.75		
	Source off looke to our port(1)	V_{DD} = 37.5 V, V_{SS} = -12.5 V Switch state is off	-40°C to +50°C	-2.6		2.6	~ Λ	
S(OFF)	Source off leakage current ⁽¹⁾	$V_S = 32.5 \text{ V} / -7.5 \text{ V}$	-40°C to +85°C	-3		3	nA	
		$V_D = -7.5 \text{ V} / 32.5 \text{ V}$	-40°C to +125°C	-18		18		
	Drain off leakage current ⁽¹⁾	V - 27 5 V V - 40 5 V	25°C	-0.75	0.021	0.75	nA	
•		V_{DD} = 37.5 V, V_{SS} = -12.5 V Switch state is off	-40°C to +50°C	-2.6		2.6		
I _{D(OFF)}		$V_S = 32.5 \text{ V} / -7.5 \text{ V}$	-40°C to +85°C	-3		3		
		$V_D = -7.5 \text{ V} / 32.5 \text{ V}$	-40°C to +125°C	-18		18		
			25°C	-0.75	0.01	0.75		
I _{S(ON)}	(2)	$V_{DD} = 37.5 \text{ V}, V_{SS} = -12.5 \text{ V}$	-40°C to +50°C	-1.2		1.2	nA	
I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 32.5 \text{ V or } -7.5 \text{ V}$	-40°C to +85°C	-3		3		
			-40°C to +125°C	-10		10		
POWER S	SUPPLY							
			25°C		35	55		
I_{DDQ}	V _{DD} quiescent supply current	V _{DD} = 37.5 V, V _{SS} = -12.5 V All switches OFF	-40°C to +85°C			65	μΑ	
		All switches Of I	-40°C to +125°C			80		
			25°C		425	475		
I_{DD}	V _{DD} supply current	V_{DD} = 37.5 V, V_{SS} = -12.5 V All switches ON	-40°C to +85°C			550	μΑ	
		All Switches ON	-40°C to +125°C			650		
			25°C		20	30		
I _{ssq}	V _{SS} quiescent supply current	V _{DD} = 37.5 V, V _{SS} = -12.5 V All switches OFF	-40°C to +85°C			40	μA	
		All SWILLIES OF F	-40°C to +125°C			50		
			25°C		340	400		
ss	V _{SS} supply current	V _{DD} = 37.5 V, V _{SS} = -12.5 V All switches ON	-40°C to +85°C			425	μΑ	
	1.33 sapply salitolit	VII SMITCHES OIA	-40°C to +125°C			450		

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

Submit Document Feedback

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.14 Switching Characteristics (+37.5 V/–12.5 V Dual Supply)


 $\begin{aligned} &V_{DD} = +37.5 \text{ V} \pm 10\%, \ V_{SS} = -12.5 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \text{ (unless otherwise noted)} \\ &V_{DD} = +37.5 \text{ V} \pm 10\%, \ V_{SS} = -12.5 \text{ V}, \ T_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)} \end{aligned}$

	PARAMETER	TEST CONDITIONS	T _A	MIN 7	TYP MAX	UNIT
			25°C		2.1 3	μs
t _{ON}	Turn-on time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		4	μs
		11. 000 11, OL 00 PI	-40°C to +125°C		5.2	μs
			25°C		.74 2	μs
t _{OFF}	Turn-off time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		2.1	μs
			-40°C to +125°C		2.5	μs
			25°C		350	ns
t _{BBM}	Break-before-make time delay	$V_S = 10 \text{ V},$ $R_1 = 300 \Omega, C_1 = 35 \text{ pF}$	-40°C to +85°C	310		ns
			-40°C to +125°C	300		ns
Q _{INJ}	Charge injection	V _S = 12.5 V, C _L = 100 pF	25°C		6.5	pC
O _{ISO}	Off-isolation	$R_L = 50~\Omega$, $C_L = 5~pF$ $V_S = 200~mV_{RMS}, VBIAS = 12.5~V, f = 100~kHz$	25°C	_	105	dB
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 12.5 V, f = 1 MHz	25°C		– 75	dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 12.5 V, f = 100 kHz	25°C	_	110	dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 12.5 V, f = 1 MHz	25°C	_	100	dB
BW	–3dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} ,VBIAS = 12.5 V,	25°C		150	MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , VBIAS = 12.5 V, f = 1 MHz	25°C	-0.	095	dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		– 57	dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 110 \Omega$, $C_L = 5 \text{ pF}$, f = 20 Hz to 20 kHz	25°C	0.	005	%
C _{S(OFF)}	Source off capacitance to ground	V _S = 12.5 V, f = 1 MHz	25°C		55	pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 12.5 V, f = 1 MHz	25°C		55	pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 12.5 V, f = 1 MHz	25°C		35	pF



6.15 Typical Characteristics

at T_A = 25°C (unless otherwise noted)



English Data Sheet: SCDS466




7 Detailed Description

7.1 Overview

TMUX7612 is a 1:1 (SPST), 4-channel switch. This device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. This device works well with dual supplies, a single supply, or asymmetric supplies such as $V_{DD} = 37.5 \text{ V}$, $V_{SS} = -12.5 \text{ V}$.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Bidirectional Operation

The TMUX7612 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

7.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX7612 ranges from V_{SS} to V_{DD} .

7.3.3 1.8 V Logic Compatible Inputs

The TMUX7612 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the TMUX7612 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

7.3.4 Flat On-Resistance

The TMUX7612 is designed with a special switch architecture to produce ultra-flat on-resistance (RON) across most of the switch input operating region. The flat RON response allows the device to be used in precision applications since the RON is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so unwanted noise is not produced from the device to affect sampling accuracy.

This architecture also keeps RON the same regardless of the supply voltage. The flattest on-resistance region extends roughly from 3 V above VSS to 3 V below VDD. As long as this headroom is maintained, the TMUX7612 exhibits an extremely linear response.



7.3.5 Power-Up Sequence Free

The TMUX7612 supports any power up sequencing. With the supply rails (VDD and VSS), any rail can be powered on first. Similarly, when powering down the supply rails can be powered down in any order.

7.3.6 Ultra-Low Charge Injection

The TMUX7612 contains specialized architecture to significantly reduce charge injection, which is consistent across supply and bias conditions. The result is a dramatic drop in AC noise when switching compared to other low on-resistance multiplexers or switches.




図 7-1. Charge Injection vs Source Voltage

7.3.7 Ultra-Low Leakage Current

The TMUX7612 provides extremely low on-leakage and off-leakage currents. This device is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. \boxtimes 7-2 shows typical leakage currents of the TMUX7612 devices versus source or drain voltage at $V_{DD} = 32.5 \text{ V}$, $V_{SS} = -12.5 \text{ V}$ and 50°C . The typical performance seen here is less than 0.2 nA at 50°C , which enables the TMUX7612 to be used in a wide array of precision applications.




図 7-2. Leakage Current at 50°C vs Bias Voltage

Submit Document Feedback



7.4 Device Functional Modes

The TMUX7612 has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins operate down to 1.8 V logic and can be as high as 44 V.

The TMUX7612 devices can be operated without any external components except for the supply decoupling capacitors. The SELx pins have internal pull-down resistors.

7.4.1 Truth Tables

表 7-1 provides the truth table for TMUX7612.

表 7-1. TMUX7612 Truth Table

SEL x ⁽¹)	CHANNEL x
0		Channel x OFF
1		Channel x ON

(1) x denotes 1, 2, 3, or 4 for the corresponding channel.

English Data Sheet: SCDS466



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMUX7612 is a part of the precision switches and multiplexers family of devices. The device operates with dual supplies ($\pm 4.5 \text{ V}$ to $\pm 25 \text{ V}$), a single supply (4.5 V to 50 V), or asymmetric supplies (such as $V_{DD} = 37.5 \text{ V}$, $V_{SS} = -12.5 \text{ V}$), and offers a true rail-to-rail input and output signal range. The TMUX7612 offers a low R_{ON}, low on and off leakage currents and ultra-low charge injection performance. These features make the TMUX7612 a great option for high-performance and high-voltage industrial applications.

8.2 Typical Application

New generation LCD test equipment often requires simultaneous high-precision, high-voltage, multi-channel measurement capabilities and minimum channel-to-channel variation during measurement.

In LCD test systems, the parametric measurement unit (PMU) is tasked to measure device (DUT) LCD driver parametric information in terms of voltage and current. To measure current, voltage is applied at the DUT pin. To measure voltage, current is applied at the DUT pin. A 4-channel SPST switch can be used to select appropriate signals in the feedback path and measurement path in the two measurement modes. The PMU typically supports a voltage range of -12 V to 35 V and can be any combination of high or low current. An appropriate switch like the TMUX7612 with low on-resistance works well in these applications to increase the capability of higher current and even PMU ganging where multiple PMU channels are connected in parallel, allowing for a higher current output.

8-1 shows a simplified diagram of such an implementation. The extremely flat on-resistance profile reduced the IR drop variation across the switch, enabling a much more streamlined calibration.

For calibration and diagnostics, the LCD test equipment also includes signals routed to the input path to confirm the system is calibrated across the life of a product or after installation. The multiplexer connects the selected signal to the appropriate pin. The TMUX7612 devices with very low RON (1.35 Ω typical) and on-leakage current (1 nA maximum) allows these devices to be used in precision measurement applications providing rail-to-rail operation suitable for high voltage testing.

Product Folder Links: TMUX7612

Submit Document Feedback






図 8-1. PMU Ganging Multiple Channels in Parallel

8.2.1 Detailed Design Procedure

Figure 8-1 shows one example of how two TMUX7612 can be used to gang two PMU channels together for higher current serial measurements while keeping the option for lower current parallel measurements. Here, switches S1 and S2 are used to gang the output current of the two force amplifiers in parallel to achieve a higher current output. The measure current amplifiers sense the current over the shunt resistors as a feedback to the force amplifier. S3 and S4 are used to select the DUT (device under test) channel. S7 and S8 are switched so that the correct DUT channel voltage can be measured by the measure voltage amplifier. Finally, S5 and S6 can be used when S1, S2, S3, and S4 are open to force current on both DUT channels in parallel if the higher current is not needed. This is only a two PMU channel solution but the amount of channels can be increased to any number by adding more switches.

The TMUX7612 can support 1.8-V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. All inputs to the switch must fall within the recommend operating conditions of the TMUX7612 including signal range and continuous current. For this design with a positive supply of 37.5 V on V_{DD} , and a negative supply of -12.5 V on V_{SS} , the signal range can be 37.5 V to -12.5 V. For the best linear performance, the signal range should be held within a 3 V headroom below the positive and above the negative supplies. The maximum continuous current (I_{DC}) can be up to 300 mA as shown in the *Recommended Operating Conditions* table for wide-range current measurement.

8.2.2 Design Requirements

For this design example, use the parameters listed in $\frac{1}{2}$ 8-1.


表 8-1. Design Parameters

PARAMETERS	VALUES
Supply (V _{DD})	37.5 V
Supply (V _{SS})	–12.5 V
Input / Output signal range	-12.5 V to 37.5 V (Rail-to-Rail operation)
Input / Output signal range	-10 V to 32.5 V (Best performance with headroom)
Max current through each channel	300 mA
Control logic thresholds	1.8 V compatible



8.2.3 Application Curve

TMUX7612 has excellent linearity, leakage, and charge injection performance making them an excellent choice to minimize noise and offset errors for precision applications and very low current range measurements.



8.3 Power Supply Recommendations

The TMUX7612 device operates across a wide supply range of ± 4.5 V to ± 25 V (4.5 V to 50 V in single-supply mode). The device also perform well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always make sure a solid ground (GND) connection is established before supplies are ramped.


Submit Document Feedback



8.4 Layout

8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. \boxtimes 8-5 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

図 8-6 shows an example of a PCB layout with the TMUX7612.

Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. We recommend a 0.1 μF and 1 μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



8.4.2 Layout Example




図 8-6. TMUX7612 Layout Example

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SCDS466



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments. When to Replace a Relay with a Multiplexer application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, QFN/SON PCB Attachment application note

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集


テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




10.1 Tape and Reel Information



TAPE DIMENSIONS Ф Ф B₀

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Reel Width W1 Reel Package Drawing Package Type K0 P1 w Pin1 A0 B0 SPQ Device Pins Diamete (mm) (mm) (mm) Quadrant (mm) (mm) (mm) (mm) PTMUX7612PWR **TSSOP** PW 16 3000 330 12.4 6.90 5.60 1.60 8 12 Q1 PTMUX7612RUMR WQFN RUM 16 3000 330 12.4 4.25 4.25 1.15 8 12 Q2

English Data Sheet: SCDS466





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTMUX7612PWR	TSSOP	PW	16	3000	367	367	35
PTMUX7612RUMR	WQFN	RUM	16	3000	360	360	36




10.2 Mechanical Data

PW0016A

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
 Reference JEDEC registration MO-153.



Submit Document Feedback



EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE → 16X (1.5) ├ SYMM (R0.05) TYP 16 16X (0.45) SYMM 14X (0.65) (5.8)LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE: 10X METAL UNDER SOLDER MASK SOLDER MASK METAL OPENING SOLDER MASK **OPENING** EXPOSED METAL EXPOSED METAL 0.05 MAX ALL AROUND 0.05 MIN ALL AROUND SOLDER MASK DEFINED NON-SOLDER MASK DEFINED (PREFERRED) SOLDER MASK DETAILS

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



4220204/A 02/2017




EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.



Submit Document Feedback




RUM0016E



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




Submit Document Feedback



EXAMPLE STENCIL DESIGN

RUM0016E

WQFN - 0.8 mm max height



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4224815/A 02/2019

www.ti.com 7-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUX7612PWR	ACTIVE	TSSOP	PW	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTMUX7612RUMR	ACTIVE	WQFN	RUM	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Dec-2023



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated