TMUXHS221LV USB 2.0 480Mbps 2:1 または 1:2 マルチプレクサ / デマルチプレクサ・スイッチ

1 特長

- USB 2.0 および eUSB2 LS、FS、HS 物理層と互換
- 最大 3Gbps の差動信号をサポートするスイッチ
- 最大 3.3V のほとんどの CMOS 信号をサポートできるアナログ・スイッチ
- 5V 耐圧のデータ・ピン
- 低 RON：3Ω ($V_{I/O}$ = 0V 時)
- 高帯域幅：3.3GHz (-3dB BW)
- USB 2.0 または eUSB2 HS 信号に最適 (240MHz 時)：
  - 挿入損失 = -0.4dB
  - 反射損失 = -22dB
  - オフ・アイソレーション / クロストーク = -32dB
- 垂直および水平方向の USB 2.0 HS アイ開口の劣化を最小化
- 電源電圧：1.8V
- 制御ロジック入力：1.2 または 1.8V
- 拡張産業用温度範囲：-40℃ ~ 125℃
- 小型の 10 ピン、1.8mm × 1.4mm、UQFN パッケージ
- 複数のソースとピンおよび BOM 互換

2 アプリケーション

- PC とノート PC
- ゲーム、TV、ホーム・シアター、およびエンターテインメント
- データ・センターおよびエンタープライズ・コンピューティング
- 医療用アプリケーション
- 試験および測定機器
- ファクトリ・オートメーションおよび制御
- 携帯電話およびタブレット

3 概要

TMUXHS221LV は、USB 2.0 および eUSB2 LS、FS、HS 信号伝達用に最適化された高速双方向 2:1/1:2 マルチプレクサ / デマルチプレクサです。TMUXHS221LV は、最大 3Gbps のデータ・レートに対応する多くの高速インターフェイスに適したアナログ・パッシブ・スイッチです。TMUXHS221LV は、-0.3 ~ 3.6V の電圧範囲の差動またはシングルエンド CMOS 信号処理をサポートしています。

TMUXHS221LV の優れた高速性能と、非常に低いチャネル・オン抵抗、高帯域幅、低反射、低付加ジッタは、USB 2.0 または eUSB2 HS 信号アイ・ダイアグラムのアイ開口の劣化を最小限に抑えます。本デバイスは、USB 2.0 HS 電気的コンプライアンスの合格を容易にする理想的な高周波応答が得られるように最適化されています。また、内部ペア・スキュー性能を最大限に高めるため、本デバイスのデータ経路は整合されています。

TMUXHS221LV は、産業用および高信頼性向けユースケースなどの各種の堅牢なアプリケーションに適した拡張温度範囲で動作します。

パッケージ情報

部品番号	パッケージ(1)	パッケージ・サイズ(2)
TMUXHS221LV	NKG (UQFN、10)	1.8mm × 1.4mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
(2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



アプリケーション使用事例

Table of Contents

4 Revision History

DATE	REVISION	NOTES
July 2023	*	Initial Release

5 Pin Configuration and Functions



図 5-1. TMUXHS221LV NKG Package, 10-Pin UQFN (Top View)

表 5-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.		
D+	1	I/O	Data signals Common Port, positive
D-	2	I/O	Data signals Common Port, negative
DA+	5	I/O	Data signals Port A, positive
DA-	4	I/O	Data signals Port A, negative
DB+	7	I/O	Data signals Port B, positive
DB-	6	I/O	Data signals Port B, negative
SEL	10	IN	Switch control configuration signal as provided in 表 7-1.
OEn	8	IN	
VCC	9	P	1.8 V power supply
GND	3	G	Ground

(1) IN = input, I/O = input or output, P = power, G = ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC-ABSMAX}$	Supply voltage		–0.5	2.4	V
$V_{I/O-ABSMAX}$	Voltage	Data pins	–0.5	5.5	V
$V_{IN-ABSMAX}$	Voltage	Control pins	–0.5	4	V
$I_{I/O-ABSMAX}$	ON-state switch current	Data pins		100	mA
$T_{J-ABSMAX}$	Junction temperature		–40	125	°C
T_{STG}	Storage temperature		–65	150	°C

(1) Operation outside the *Absolute Maximum Rating* may cause permanent device damage. *Absolute Maximum Rating* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Condition*. If used outside the *Recommended Operating Condition* but within the *Absolute Maximum Rating*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V_{ESD}	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±5000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
VCC	Supply voltage	DC plus AC power should not exceed these limits	1.62	1.8	1.98	V
VCC_{RAMP}	Supply voltage ramp time		0.1		100	ms
$V_{I/O}$	Voltage range for data signals ($V_{I/O}$)	D, DA, DB	-0.3		3.6	V
V_{IN}	Voltage range for control signals (V_{IN})	OEn, SEL	-0.3		3.6	V
T_J	Junction temperature				125	°C
T_A	Operating free-air/ambient temperature		-40		125	°C

6.4 Thermal Information

THERMAL METRIC(1)		TMUXHS221LV NKG (UQFN) 10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance - High K	225.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	93.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	147.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	3.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	147.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC}	Device active current	OEn = L		10	17	µA
I_{STDN}	Device shutdown current	OEn = H		0.5	3	µA
C_{ON}	Output ON capacitance to GND	OEn = L		1.4		pF
R_{ON}	Channel ON resistance	$V_{I/O}$ = 0 V , I_O = –8 mA		3	5.4	Ω
		$V_{I/O}$ = 2.4 V, I_O = –8 mA		3.9	8	Ω
$R_{ON,FLAT}$	Channel ON resistance flatness defined as difference of R_{ON} over input voltage range	$V_{I/O}$ = 0 V and $V_{I/O}$ = 2.4 V; I_O = –8 mA		1		Ω
ΔR_{ON}	On-resistance match between pairs for the same channel at same $V_{I/O}$, VCC and T_A,	$V_{I/O}$ = 0 V; I_O = –8 mA		0.2		Ω
		$V_{I/O}$ = 2.4 V; I_O = –8 mA		0.2		Ω
V_{IH}	Input high voltage, control pins (OEn, SEL)		0.9		3.6	V
V_{IL}	Input low voltage, control pins (OEn, SEL)		-0.3		0.25	
$I_{IH,IN}$	Input high current, control pins (OEn, SEL)	V_{IN} = 3.6 V			8	µA
$I_{IL,IN}$	Input low current, control pins (OEn, SEL)	V_{IN} = 0 V			0.2	µA
$I_{I/O,H}$	Input high current, data pins (Dx, DAx, DBx)	$V_{I/O}$ = 3.6 V			5	µA
$I_{I/O,L}$	Input low current, data pins (Dx, DAx, DBx)	$V_{I/O}$ = 0 V			0.2	µA
$I_{HIZ,I/O}$	Leakage current through turned off switch	OEn = H; $V_{I/O}$ = 3.6 V			8	µA
$I_{OFF,IN}$	Failsafe leakage current for control pins (IN)	VCC = 0 V, V_{IN} = 1.98 V			12	µA
$I_{OFF,I/O}$	Failsafe leakage current for data pins (I/O)	VCC = 0 V, $V_{I/O}$ = 3.6 V			12	µA

6.6 High-Speed Performance Parameters

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
BW	–3-dB bandwidth	Relative to DC		3.3		GHz
I_L	Differential insertion loss	f = 10 MHz		-0.3		dB
		f = 240 MHz		-0.4		
R_L	Differential return loss	f = 10 MHz		-32		dB
		f = 240 MHz		-22		
O_{IRR}	Differential OFF isolation (D to DA/DB)	f = 10 MHz		-60		dB
		f = 240 MHz		-32		
XT	Single-Ended cross-talk (in between D+ and D- or DA+ and DA- or DB+ and DB-)	f = 10 MHz		-60		dB
		f = 240 MHz		-41		dB
XT_diff	Differential cross-talk (DA to DB or DB to DA)	f = 10 MHz		-64		dB
		f = 240 MHz		-32		dB

6.7 Switching Characteristics

over operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT
t_{PD}	Switch propagation delay			60	80	ps
t_{SW}	Switching time CTRL-to-Switch ON (SEL toggles in between H, L)	R_L = 50 Ω, C_L = 10 pF			1.5	µs
t_{OFF}	Time required for device ON-to-OFF transition (OEn = L to H)	R_L = 50 Ω, C_L = 10 pF			0.5	µs
t_{ON}	Time required for device OFF-to-ON transition (OEn = H to L)	R_L = 50 Ω, C_L = 10 pF			32	µs
t_{SK_INTRA}	Intra-pair output skew between positive and negative for same differential channel	For Dx to DAx or DBx channels		3	10	ps
t_{SK_INTER}	Inter-pair output skew between channels	For Dx to DAx or DBx channels		1	10	ps

6.8 Typical Characteristics – S-Parameters

図 6-1 and 図 6-2 show differential insertion loss and return loss for a typical TMUXHS221LV channel, respectively. The excellent high-speed performance at 240 MHz results in minimal attenuation to the USB 2.0 or eUSB2 HS signal eye diagrams. 図 6-3 shows differential crosstalk for a typical TMUXHS221LV channel. Note, the measurements provided are performed in TI evaluation board with board and equipment parasitics calibrated out.



図 6-1. Typical Differential Insertion Loss vs Frequency



図 6-2. Typical Differential Return Loss vs Frequency



図 6-3. Typical Differential Crosstalk vs Frequency

6.9 Typical Characteristics – R_{ON}

図 6-4, 図 6-5, and 図 6-6 show switch ON resistance R_{ON} versus common mode voltage VCM, supply voltage VCC, and ambient temperature respectively. All curves are at nominal PVT conditions unless specified.



図 6-4. R_{ON} vs Common Mode Voltage VCM



図 6-5. R_{ON} vs Supply Voltage VCC



図 6-6. R_{ON} vs Ambient Temperature

6.10 Typical Characteristics – Eye Diagrams

図 6-7 and 図 6-8 show a side-by-side comparison of 480Mbps USB 2.0 HS signals through calibration traces (without the device) and a typical TMUXHS221LV channel. The attenuation of the vertical and horizontal eye opening through the device is minimal. Also, the mux device adds a negligible amount of jitter to the signals.

図 6-7. Through Calibration Traces at 480Mbps



図 6-8. Through a Typical TMUXHS221LV Channel at 480Mbps

図 6-9 and 図 6-10 show a side-by-side eye diagram comparison at 3Gbps signals through calibration traces (without the device) and a typical TMUXHS221LV channel. Attenuation of the vertical and horizontal eye opening through the device is minimal. The mux device adds only a small amount of jitter at 3Gbps.

図 6-9. Through Calibration Traces at 3Gbps



図 6-10. Through a Typical TMUXHS221LV Channel at 3Gbps

7 Detailed Description

7.1 Overview

The TMUXHS221LV is an analog passive mux with 2:1 or 1:2 multiplexer or demultiplexer that can work for any low-speed, high-speed, differential or single-ended signals. The signals must be within the allowable voltage range of −0.3 to 3.6 V. The device is optimized for eUSB2 and USB 2.0 LS, FS, and HS signaling.

The dynamic characteristics of the device allow high-speed switching with minimal attenuation to the signal eye diagram and little added jitter. While the device is recommended for the interfaces up to 3Gbps, actual data rates where the device can be used highly depends on the electrical channels. For low loss channels where adequate margin is maintained, the device can potentially be used for higher data rates.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Output Enable and Power Savings

The TMUXHS221LV has two power modes: active, or normal, operating mode and standby, or shutdown mode. During standby mode, the device consumes very little current to achieve ultra low power in systems where saving power is critical. To enter standby mode, OEn must be pulled high.

7.3.2 Data Line Biasing

The TMUXHS221LV does not contain any internal biasing. All channels of the device must be externally biased from either of the two sides to avoid floating channels.

7.4 Device Functional Modes

表 7-1. Mux Configuration Control Logic for TMUXHS221LV(1)

SEL	OEn	Mux Configuration
L	L	D to DA
H	L	D to DB
X	H	All channels are disabled and Hi-Z

(1) The TMUXHS221LV can tolerate polarity inversions. Ensure that the polarity consistency is maintained for all signals. However the device cannot change polarity from input to output.

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TMUXHS221LV is an analog high-speed mux/demux that can be used for routing differential as well as single ended CMOS signals through it. The device can be used for many high speed and low speed interfaces up to 3Gbps including the following:

- Universal Serial Bus (USB) 2.0 HS, FS, and LS
- Embedded Universal Serial Bus (eUSB) 2.0 HS, FS, and LS
- Inter-Integrated Circuit (I^2C) Bus
- System Management Bus (SMBus™)
- Universal Asynchronous Receiver-Transmitter (UART™)
- Debug interface signals
- Mipi® Camera Serial Interface (CSI-2), Display Serial Interface (DSI)
- PCIe® clock
- DisplayPort™ Auxiliary and Hot Plug Detect Signals
- Universal Serial Bus Type C Sideband Use (USB-C™ SBU) signals
- Low Voltage Differential Signaling (LVDS)

An available GPIO pin of a controller or hard tie to voltage level H or L can easily control the mux or demux selection pin (SEL) of the device as an application requires.

Many interfaces require AC coupling the capacitors between the transmitter and receiver. The 0201 or 0402 capacitors are the preferred option, but other capacitors may be used depending on interface speed and signal integrity needs. If AC coupling capacitors are used on both sides of the TMUXHS221LV, then ensure the device is biased from either side, as there is no internal biasing to the device.

8.2 Typical Applications

8.2.1 Routing Debug Signals to USB Port

Many electronic end-equipment such as PCs, media players, point of sales registers, printers, cameras, headphones, smartphones, tablets, and so forth use USB ports (such as USB Type-A, USB Type-B, or USB Type-C™) for in-field or factory debug interface. In such use cases debug signals are routed to USB 2.0 pins of a USB port through a mux or demux device. TMUXHS221LV is a good fit for such use cases with its flexible data handling capability. TMUXHS221LV can handle virtually any debug interface signals as long as they are limited to −0.3 V (minimum) to 3.6 V (maximum). The device also provides very low attenuation to both USB 2.0 and debug signals with its very low channel ON resistance, high bandwidth, and low reflection.

図 8-1 shows a system implementation where USB 2.0 signals are multiplexed with debug interface signals into DP/DM wires of a USB port.



図 8-1. Routing Debug Signals to USB Port

8.2.1.1 Design Requirements

表 8-1 provides various parameters and their expected values to implement the routing debug signals into the USB port. Note that the recommendation is for illustration purpose only.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE
DA+, DA-, DB+, and DB−	Direct connect to processors, −0.3 – 3.6 V
SEL/OEn pin maximum voltage for low	0.4 V
SEL/OEn pin minimum voltage for high	1.4 V
Decoupling capacitor for VCC	0.1 µF and 1 µF

8.2.1.2 Detailed Design Procedure

Signal integrity is important because as a passive switch, the device provides no signal conditioning capability.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- Provide clean impedance and electrical length matched board traces.
- Provide a control signal for the SEL and OEn pins.
- Provide good ground connection to the board ground plane.
- See the application schematics for the recommended decoupling capacitors from VCC pins to ground.

8.2.1.3 Application Curves

図 8-2 and 図 8-3 show eye diagrams for USB 2.0 signals through calibration traces (without device) and TMUXHS221LV channel. A combination of very low channel ON resistance, high bandwidth, very low reflection (return loss), and low added jitter from the device allows 480Mbps USB 2.0 HS signals to remain unattenuated. Many system platforms struggle to pass USB 2.0 compliance due to high loss. TMUXHS221LV allows insertion of an analog mux device in the signal path without creating any additional signal integrity issues.



図 8-2. USB 2.0 HS Compliance Eye in TI Evaluation Board – Through Calibration Traces



図 8-3. USB 2.0 HS Compliance Eye in TI Evaluation Board – Through TMUXHS221LV Channel

8.2.2 Systems Examples

8.2.2.1 PCIe Clock Muxing

図 8-4 shows an application where TMUXHS221LV is used to switch the PCIe clock. The device is measured in a TI evaluation board with an available clock source to show an added jitter less than 10 fs for all NOISE_FOLD and PCIe 5.0 CK filter versions, which is well below PCIe 5.0 clock specifications.



図 8-4. PCIe Clock Muxing

8.2.2.2 USB-C SBU Muxing

図 8-5 shows an application block diagram that implements SBU cross-muxing in a USB Type-C interface for implementing DisplayPort (DP) Alternate mode using the TMUXHS221LV. Note that the device has adequate bandwidth to support fast Auxiliary (AUX) signals. It is also capable of handling asymmetric biasing for DP AUX signals.



図 8-5. USB Type-C SBU Signals Muxing

8.2.2.3 Switching USB Port

図 8-6 shows an application block diagram where TMUXHS221LV is used to switch the USB port in between a hand-held portable device and its connected dock.



図 8-6. Switching USB Port

8.3 Power Supply Recommendations

The TMUXHS221LV does not require a power supply sequence. However, TI recommends to enable the device after VCC is stable and within specification. TI also recommends to place ample decoupling capacitors at the device VCC near the pin.

8.4 Layout

8.4.1 Layout Guidelines

A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, the impedance of D+ and D– traces should match the cable characteristic differential impedance for optimal performance. The high-speed D+/D– traces should always be matched and must be no more than 4 inches, otherwise the eye diagram performance may be degraded.

- Place supply bypass capacitors as close to the VCC pin as possible.
- Avoid placing the bypass capacitors near the D+/D–traces.
- Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. When a via must be used, increase the clearance size around it to minimize its capacitance.
- Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
- When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
- Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or ICs that use or duplicate clock signals.
- Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.
- Route all high-speed USB signal traces over continuous planes (VCC or GND) with no interruptions.
- Avoid crossing over anti-etch, commonly found with plane split.

For high speed layout guidelines, refer to *High-Speed Layout Guidelines for Signal Conditioners and USB Hubs* application note.

8.4.2 Layout Example

図 8-7 shows a TMUXHS221LV layout example.



図 8-7. TMUXHS221LV Layout Example

9 Device and Documentation Support

9.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *High-Speed Layout Guidelines for Signal Conditioners and USB Hubs* application note

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

SMBus™ is a trademark of Intel.
UART™ is a trademark of Synopsys, Inc.
DisplayPort™ is a trademark of VESA.
USB-C™ and USB Type-C™ are trademarks of USB Implementers Forum.
TI E2E™ is a trademark of Texas Instruments.
Mipi® is a registered trademark of MIPI Alliance, Inc.
PCIe® is a registered trademark of PCI-SIG.
すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集　この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUXHS221LVNKGR	ACTIVE	UQFN	NKG	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21L	Samples
TMUXHS221LVNKGT	ACTIVE	UQFN	NKG	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21L	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUXHS221LVNKGR	UQFN	NKG	10	3000	180.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
TMUXHS221LVNKGT	UQFN	NKG	10	250	180.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUXHS221LVNKGR	UQFN	NKG	10	3000	210.0	185.0	35.0
TMUXHS221LVNKGT	UQFN	NKG	10	250	210.0	185.0	35.0

PACKAGE OUTLINE

NKG0010A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.

EXAMPLE BOARD LAYOUT

NKG0010A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



SOLDER MASK DETAILS

4228479/A 02/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.1 MM THICK STENCIL
SCALE: 30X

4228479/A 02/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265