













TPS23523

JAJSF18A - DECEMBER 2017-REVISED JANUARY 2019

TPS23523: -48Vのホットスワップand Single OR-ingコントロ

特長

- -10V~-80VのDC動作、絶対最大定格-200V
- ソフトスタート・コンデンサの切断機能
- デュアル・ホットスワップ・ゲート・ドライブ
- 400µAのゲート・ソーシング電流
- デュアル電流制限(V_{DS}に基づく)
 - 低V_{DS}時に25mV ±4%
 - 高V_{DS}時に3mV ±25%
- UV (±1.5%)およびOV (±2%)をプログラム可能
 - ヒステリシスをプログラム可能(±11%)
- 内蔵のORingコントローラ
 - レギュレーション: 25mV ±15mV
 - 高速なターンオフ: -6mV ±4mV
- タイムアウト後の再試行
- 16ピンTSSOP

2 アプリケーション

- リモート無線ユニット
- ベースバンド・ユニット
- ルータおよびスイッチ
- スモールセル
- -48Vのテレコミュニケーション・インフラストラ クチャ

3 概要

TPS23523は、統合型ホットスワップおよびORingコント ローラで、大電力のテレコム・システムが厳格な過渡要件 に準拠するために使用できます。絶対最大定格が200V で、雷サージ・テストに簡単に耐えられます(IEC61000-4-5)。ソフトスタート・コンデンサの切断機能により、過渡応答 を損なうことなく突入電流が制限されるため、小さなホット スワップFETを使用できます。デュアル・ホットスワップ・ ゲート・ドライバにより、複数のホットスワップFETを必要と する大電力のアプリケーションで、スペースとBOMコストを 削減できます。400µAのソーシング電流により、高速な回 復が可能になり、雷サージ・テスト中にシステム・リセットを 避けるため役立ちます。デュアル電流制限により、ATIS 0600315.2013で要求されるようなブラウン・アウトおよび 入力ステップへの準拠が容易になります。最後に、正確な 低電圧および過電圧保護機能があり、スレッショルドとヒス テリシスをプログラム可能です。


TPS23523にはORingコントローラが内蔵されており、逆 フックアップ保護および逆電流保護を必要とする-48Vシス テムに理想的です。ORingコントローラは、入力の低下時 に出力を保護し、システム・リセットを回避します。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS23523	TSSOP (16)	5.00mm×4.40mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

概略回路図





目次


1	特長 1		8.3 Feature Description	12
2	アプリケーション1		8.4 Device Functional Modes	17
3	概要1	9	Application and Implementation	19
4	改訂履歴2		9.1 Application Information	19
5	Pin Configuration and Functions		9.2 Typical Application	19
6	Specifications4	10	Power Supply Recommendations	29
٠	6.1 Absolute Maximum Ratings	11	Layout	
	6.2 ESD Ratings		11.1 Layout Guidelines	30
	6.3 Recommended Operating Conditions		11.2 Layout Example	30
	6.4 Thermal Information	12	デバイスおよびドキュメントのサポート	31
	6.5 Electrical Characteristics		12.1 デバイス・サポート	31
	6.6 Switching Characteristics8		12.2 ドキュメントのサポート	31
	6.7 Typical Characteristics9		12.3 ドキュメントの更新通知を受け取る方法	31
7	Parameter Measurement Information 10		12.4 コミュニティ・リソース	31
•	7.1 Relationship between Sense Voltage, Gate Current,		12.5 商標	31
	and Timer		12.6 静電気放電に関する注意事項	31
8	Detailed Description 11		12.7 Glossary	31
	8.1 Overview 11	13	メカニカル、パッケージ、および注文情報	31
	8.2 Functional Block Diagram 11			

4 改訂履歴

20	017年12月発行のものから更新	Page
•	Added a row for V _D in the <i>Absolute Maximum Ratings</i> table	4
•	Added tablenote 2 to the Absolute Maximum Ratings table	4
•	Updated Equation 12	20
•	Updated Equation 22	22



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
Neg48	1	I	Input to the OR-ing controller for the –48 feed. The TPS23523 will regulate the drop from VEE to Neg48 to 25 mV to mimic an ideal diode.
NC	2		No connect to space high voltage pins.
GATE2	3	0	Gate driver for the 2nd hot swap FET. NC if feature isn't used.
BGATE	4	0	Gate driver for the OR-ing FET.
VEE	5	GND	This pin corresponds to the IC GND. Kelvin sense to the bottom of R_{SNS} to ensure accurate current limit.
SNS	6	I	Sense pin, used to measure current and regulate it. Kelvin Sense to R _{SNS} to ensure accurate current limits.
GATE	7	0	Gate drive for the main hot swap FET.
SS	8	0	Pin used for soft starting the output. Connect a capacitor (C _{SS}) between the SS pin and -48V_OUT. The dv/dt rate on the -48V_OUT pin is proportional to the gate sourcing current divided by C _{SS} .
D	9	I	Pin used to sense the drain of the hot swap FET and to program the threshold where the hot swap switches from the CL1 and CL2. Connect a resistor from this pin to the drain of the hot swap FET (also called -48V_OUT) to program the threshold.
TMR	10	0	Timer pin used to program the duration when the hot swap FET can be in current limit. Program this time by adding a capacitor between the TMR pin and VEE.
OV	11	I	Input overvoltage comparator. Tie a resistor divider to program the threshold where the device turns off due to overvoltage event.
UVEN	12	I	Input undervoltage comparator. Tie a resistor divider to program the threshold where the device turns on.
VCC	13	S	Clamped supply. Tie to RTN through resistor.
PGb	14	0	Power Good Bar, which is an open drain output that indicated when the power is good and the load can start drawing full power. PGb goes low when the hot swap is fully on and the DC/DC can draw full power.
PROG	15	I	Adjust current limit and fast trip threshold by tying to VEE, floating, or tying to VEE through resistor.
Vref	16	0	5V reference output. Connect to the base of a BJT to generate a rail that can be used to power current monitors and digital Isolators.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V _{VCC} (current into V _{CC} <10 mA)	-0.3	20	V
	V _{SNS} , V _{OV}	-0.3	-0.3 20 -0.3 6.5 -0.3 30 -0.3 40 -0.3 200 -1 200 -2 200 -0.3 VCC -0.3 6.5 -0.3 200 -40 125	V
Input voltage	V _{UVEN} , , V _{SS}	-0.3	30	V
	$V_D^{(2)}$	-0.3	40	V
	V _{Neg48}	-0.3	200	V
Input voltage	V_{Neg48} through 100- Ω resistor	-1	200	V
	V_{Neg48} through 1-k Ω resistor	-2	200	V
Output voltage	V _{GATE} , V _{GATE2} , V _{BGATE}	-0.3	VCC	V
Output voltage	V_{TMR} , V_{PROG} , V_{VREF}	-0.3	6.5	V
Output voltage	V_{PGb}	-0.3	200	V
Operating junction ten	mperature, T _J	-40	125	°C
Storage temperature,	T _{stg}	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	1000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{VCC}	Supply voltage (current into V _{CC} <10 mA)	0	20	V
V _{SNS} , V _{OV}	Input voltage	0	5.5	V
V _{UVEN} , V _D , V _{SS}	Input voltage	0	18	V
V _{Neg48}	Input voltage, through 100- Ω resistor	-0.2	150	V
V _{GATE} , V _{GATE2} , V _{BGATE}	Output voltage	0	VCC	V
V _{TMR} , V _{PROG} , V _{VREF}	Output voltage	0	5.5	V
V_{PGb}	Output voltage	0	80	V
C _{SS}	Capacitance	1	200	nF
R _{SS}	Resistance	1	10	kΩ
R _D	Resistance	120	2,000	kΩ
R _{NEG48V}	Resistance	100	1	kΩ

⁽²⁾ Current into the Pin D should be limited to < 1 mA through RD resistor

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPS23523	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.6	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $-40 ^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125 ^{\circ}\text{C}, \ 1.1 \text{ mA} < \text{I}_{\text{VCC}} < 10 \text{ mA}, \ \text{V}_{\text{(UVEN)}} = 2 \text{ V}, \ \text{V}_{\text{(OV)}} = \text{V}_{\text{(SNS)}} = \text{V}_{\text{(D)}} = 0 \text{ V}, \ \text{V}_{\text{(SS)}} = \text{GATEx} = \text{Hi-Z}, \ \text{V}_{\text{(TMR)}} = 0 \text{ V}, -1 \text{V} < \text{V}_{\text{NEG48Vx}} < 150 \text{ V}, \ \text{V}_{\text{Vref}} = \text{V}_{\text{PROG}} = \text{Hi-Z}; \ \text{All pin voltages are relative to VEE (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC - Clamped	Supply					
V _(UVLO_VCC)	UVLO on VCC	rising	9	9.5	10	V
V _(UVLO_VCC,hyst)	UVLO hysteresis on VCC	hysteresis		1		V
V _(VCC)	VCC regulation	1.1< I _(VCC) < 10 mA (current into VCC)	12	14.5	18	V
		V _{VCC} = 10 V. Off			1	mA
Io	Quiescent Current	V _{VCC} = 10 V. On			1	mA
iQ	Quiescent Current	V _{VCC} = 10 V, Gateand BGATE in regulation			1.1	mA
UVEN – Undervo	oltage and Enable					
V _(UVEN_T)	Threshold voltage for V _(UVEN)		0.985	1	1.015	V
I _(UV_hyst)	Hysteresis current, sourcing from UV pin	V _{UV} = 1.5 V	9	10	11.2	μΑ
OV – Overvoltag	је				"	
V _(OV_T)	Threshold voltage for V _{OV}		0.98	1	1.02	V
I _(OV_hyst)	Hysteresis current, sourcing from OV pin	V _{OV} = 1.5 V	9	10	11.2	μΑ
TMR – Timer						
V _{TMR}	Voltage on timer when part times out.	$V_D = 0 \text{ V, TMR} \uparrow$, measure V_{TMR} when $V_{GATE} = 0$	1.47	1.5	1.53	V
V _{TMR2}	Voltage on timer when part times out.	$V_D = 1 \text{ V}, \text{ TMR} \uparrow, \text{ measure } V_{TMR}$ when $V_{GATE} = 0$	0.735	0.75	0.765	V
1	Timer Sourcing current when	$V_{SNS} = 0.1 \text{ V}, V_D = 0 \text{ V}, V_{TMR} = 0 \text{ V},$ measure I out from TMR	9	10	11	μΑ
I _{TMR,} SRs	in fault condition or when retrying.	$V_{SNS} = 0.1 \text{ V}, \text{ VD} = 2 \text{ V}, V_{TMR} = 0 \text{ V},$ measure I out from TMR	45	50	18 1 1 1.1 1.015 11.2 1.02 11.2 1.53 0.765	μΑ
I _{TMR,SNC}	Timer sinking current when not in fault condition.	$V_{SNS} = 0 \text{ V}, V_{D} = 0 \text{ V}, V_{TMR} = 2 \text{ V},$	1.5	2	2.5	μΑ
V _{TMR,RETRY}	Voltage on timer when the timer starts going back up in retry. Retry version only.	V_{SNS} = 0 V, V_{D} = 0 V, $TMR \uparrow$ = 2 V, $TMR \downarrow$, measure V_{TMR} when I into TMR change polarity	0.475	0.5	0.525	V
N _{RETRY}	Number of retry duty cycles. Retry version only.			64		
D _{RETRY}	Retry duty cycle. Retry version only.			0.4%		
I _{GATE,TIMER}	Gate Sourcing Current Threshold When timer starts to run.	V_G = 5 V, V_D = 2 V, V_{SNS} ↑, measure I_{GATE} when TMR sources current	5	10	15	μΑ



Electrical Characteristics (continued)

 $-40 ^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125 ^{\circ}\text{C}, \ 1.1 \text{ mA} < \text{I}_{\text{VCC}} < 10 \text{ mA}, \ \text{V}_{(\text{UVEN})} = 2 \text{ V}, \ \text{V}_{(\text{OV})} = \text{V}_{(\text{SNS})} = \text{V}_{(\text{D})} = 0 \text{ V}, \ \text{V}_{(\text{SS})} = \text{GATEx} = \text{Hi-Z}, \ \text{V}_{(\text{TMR})} = 0 \text{ V}, \ -1 \text{V} < \text{V}_{\text{NEG48Vx}} < 150 \text{ V}, \ \text{V}_{\text{Vref}} = \text{V}_{\text{PROG}} = \text{Hi-Z}; \ \text{All pin voltages are relative to VEE (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SNS,TMR1}	Sense Voltage when Timer starts to run.	$V_D = 2 \text{ V}, V_{TMR} = 0 \text{ V}, V_G = 5 \text{ V}; V_{SNS} \uparrow, \text{measure } V_{SNS} \text{ when TMR} $ sources current	1.5	2.5		mV
V _{SNS,TMR2}	Sense Voltage when Timer starts to run.	$V_D = 0 \text{ V}, V_{TMR} = 0 \text{ V}, V_G = 5 \text{ V}; \\ V_{SNS} \uparrow, \text{measure } V_{SNS} \text{ when TMR} \\ \text{sources current}$	23.25	24.5		mV
SNS – Sense Pin	For Current Limit					
I _{SNS,LEAK}	Leakage current on sense pin		-2		2	μΑ
V _{SNS,CL1}	PROG = Float	$V_{TMR} = 0 \text{ V. } V_{GATE} = 5 \text{ V. } V_{D} = 0 \text{ V,}$	24	25	26	mV
V SNS,CL1	PROG = VEE	$V_{SNS} \uparrow$, measure when $I_{GATE} = 0$;	38	40	42	mV
	PROG = FLOAT		45	50	55	mV
Va	PROG = VEE	$V_{TMR} = 0 \text{ V. } V_{GATE} = 5 \text{ V. } V_{D} = 0 \text{ V,}$ $V_{SNS} \uparrow, \text{measure when } I_{GATE} > 100$	72	80	88	mV
V _{SNS,FST}	$R_{PROG} = 78.7k\Omega$	mA	110	120	130	mV
	$R_{PROG} = 162 \text{ k}\Omega$		68	75	2 26 42 55 88 130 82 3.75 12 12 0.48 1.51 1 25 7 1.5	mV
V _{SNS,CL2}	Fold Back Current Limit	$V_{TMR} = 0 \text{ V}, V_{GATE} = 5 \text{ V}, V_{D} = 5 \text{ V}, V_{SNS} \uparrow, \text{ measure when } I_{GATE} = 0;$	2.25	3	3.75	mV
$V_{SNS,FST2}$	Fast Trip during start-up	$V_{TMR} = 0 \text{ V}, V_{GATE} = 5 \text{ V}, V_{D} = 5 \text{ V}, V_{SNS} \uparrow, \text{Measure when } I_{GATE} > 100 \text{ mA}$	6	9	12	mV
PROG – Program	ning Pin to Set Current Limit (C	CL) and Fast Trip				
i _{PROG}	PROG pin current		7.9	10.1	12	μΑ
$V_{PROG,LOW}$	Prog pin voltage	Threshold on V _{PROG} , where the fast trip setting changes from 80mV to 120mV.			0.48	V
V _{PROG,MID}	Prog pin voltage	Threshold on V _{PROG} , where the current limit setting changes from 25mV to 40mV.	0.94	1.23	1.51	V
$V_{PROG,High}$	Prog pin voltage	Threshold on V _{PROG} , where the fast trip setting changes from 80mV to 120mV.	2.4			V
GATE – Gate Dri	ve for Main Hot Swap FET					
V _(VCC-GATE)	Output gate voltage	$V_{(SNS)} = 0 V$			1	V
I _(GATE,SRS,NORM)	Sourcing Current during normal operation.	$V_{(TMR)} = 0 \text{ V. } V_{(GATE)} = 8 \text{ V. } V_D = 0$ V, $V_{(SNS)} = 0 \text{ V}$	250	400		μΑ
I _(GATE,SRS,START)	Sourcing Current during star- up	$V_{(TMR)} = 0 \text{ V. } V_{(GATE)} = 5 \text{ V. } V_{D} = 0$ V, $V_{(SNS)} = 0 \text{ V}$	15	20	25	μΑ
$I_{(GATE,wkpd)}$	Weak pull down current	$V_{(SNS)} = 0 \text{ V. } V_{UVEN} = 0 \text{ V}$	3	5	7	mA
I _(GATE,FST)	Fast Pull down current with 10mV overdrive		0.4	1	1.5	Α
GATE2 – Gate Di	ive for Auxiliary Hot Swap FE	т				
V _(VCC-GATE2)	Output gate voltage	V _(SNS) = 0 V			1	V
I _(GATE2,wkpd)	weak pull down	V _{GATE} = 0 V		5		mA
I _(GATE2,SRC)	Sourcing Current			50		μA
I _{GATE2,FST}	Fast Pull down current with 10 mV overdrive		0.4	1	1.5	А
V _{GATE,TH}	Threshold on V _{GATE} when GATE2 turns on	Raise V _{GATE} , measure when V _{GATE2} comes up.	6.25	7.25	8	V
V _{GATE,TH,hyst}	Hysteresis of threshold on V _{GATE} when GATE2 turns on	hysteresis		0.5		V
D - Drain Sense		-				



Electrical Characteristics (continued)

 $-40 ^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125 ^{\circ}\text{C}, \ 1.1 \text{ mA} < \text{I}_{\text{VCC}} < 10 \text{ mA}, \ \text{V}_{\text{(UVEN)}} = 2 \text{ V}, \ \text{V}_{\text{(OV)}} = \text{V}_{\text{(SNS)}} = \text{V}_{\text{(D)}} = 0 \text{ V}, \ \text{V}_{\text{(SS)}} = \text{GATEx} = \text{Hi-Z}, \ \text{V}_{\text{(TMR)}} = 0 \text{ V}, -1 \text{V}_{\text{V}} = \text{V}_{\text{NEG48Vx}} < 150 \text{ V}, \ \text{V}_{\text{Vref}} = \text{V}_{\text{PROG}} = \text{Hi-Z}; \ \text{All pin voltages are relative to VEE (unless otherwise noted)}$

NEG48VX 1	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _(D,INT)	Resistance from the drain pin to GND.		28.5	30	31.5	kΩ
$V_{(D,CL_SW)}$	Voltage on drain that switches between two current limits	$ \begin{array}{l} V_{(TMR)} = 0 \text{ V, } V_{(GATE)} = 5 \text{ V, } V_{(SNS)} = \\ 20 \text{ mV, } D \uparrow, \text{ measure V when } I_{(GATE)} \\ = 0 \end{array} $	1.46	1.5	1.54	V
$V_{(D,TMR_SW)}$	Voltage on drain that switches the V _{TMR} threshold.	$ \begin{array}{l} V_{(TMR)} = 1 \text{ V, } V_{(GATE)} = 5 \text{ V, } V_{(SNS)} = \\ 20 \text{ mV, } D\uparrow, \text{ measure V when } I_{(GATE)} \\ = 0 \end{array} $	0.73	0.75	0.77	V
V _(D,TMR_SW,hyst)	hysteresis for V _(D,TMR,SW)	hysteresis		75		mV
SS (Soft Start)						
I _(SS,PD)	Pull down current when not in inrush	V _{SS} = 5 V	100			mA
R _(SS,GATE)	Resistance between GATE and SS in the start-up phase			80		Ω
Vref						
V_{Vref}	Reference output	0 < I _{Vref} < 800 μA	4	4.9	5.5	V
I _{Vref}	V _{Vref} SC current	Vref ON, V _{Vref} (shorted)		2		mA
Neg48					·	
		V _{Neg48} = -50 mV, BGATE ON	-2		2	μΑ
I _(lkg,Neg48)	Leakage current	V _{Neg48} = -100 mV, BGATE ON	-7		7	μA
		V _{Neg48} = 150 V, BGATE off			30	μA
V _(FWD)	Forward regulation voltage of the OR-ing controller. V _{FWD} = V _{EE} - V _(NEG48Vx)		10	25	40	mV
$V_{(FWD,FST)}$	Forward voltage where a fast pull up is activated.	V_{GATEx} = 5 V. V_{VEE} - $V_{Neg48Vx}$ ↑ measure when I_{GATEx} = 100 μ A	50	80	105	mV
$V_{(RV)}$	Fast reverse trip voltage.		2	6	10	mV
BGATE						
V _{VCC-BGATE}	Gate Output Voltage.			0.65	1.1	V
I _(BGATE,SRS)	Gate sourcing current in regulation	$V_{VEE} - V_{Neg48Vx} = 50 \text{ mV}$		5		μΑ
I _(BGATE,SINK)	Gate sinking current in regulation	$V_{VEE} - V_{Neg48Vx} = 0$		5		μΑ
R _{GATE,SRC,FST}	Pull up resistance in fast sourcing mode.	$V_{VEE} - V_{Neg48Vx} = 100$ mV; Measure current at $V_{GATEx} = 0$ V. R = $V_{VCC/I}$		10		kΩ
I _(BGATE,FST)	Fast Gate pull down current	$V_{(VEE)} - V_{Neg48} = -15 \text{ mV}$	0.4	1	1.5	Α
PGb (Power God	od Bar)					
V _(GATE2,PGb)	Threshold on GATE2 that triggers PGb to assert.	Raise V _{GATE2} until PGb asserts	6.5	7.25	8	V
V _(PGb,PD)	Pull down strength on PGb	PGb sinking 1 mA			1.5	V
I _(PGb,LEAK)	leakage current on PGb pin				1	μΑ
OTSD (Over Tem	perature Shut Down)			-		
T _{SD}	Shutdown temperature	Temp Rising	135	155	175	°C
T _{SD,hyst}	Shutdown temperature Hysteresis			8		°C



6.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
VCC - Clar	nped Supply				
t _{ID}	Insertion Delay	V_{VCC} : 0 V \rightarrow 10 V, measure delay before $V_{GATE} \uparrow$	3	32	ms
UVEN					
T _{UV,degl}	Deglitch on UVEN			4	μs
ov					
T _{OV,degl}	Deglitch on OV			4	μs
SNS					
T _{SNS,FST,R} ESP	Response time to large over current	V _{SNS} steps from 0 mV to 60 mV. Measure time for GATE and GATE2 to come down.	30	00	ns
Neg48V					
T _{Neg48V,FST}	Response time to large reverse current	V _{NEG48V} steps from -40 mV to 15 mV. Measure time for BGATE to come down.	30	00	ns
PGb					
	Deglitch of PGb. (GATE2 = unloaded, raise GATE, measure	Power Good \uparrow (V _(GATE) 0 V \rightarrow 10 V) Look for PGb \downarrow		1	ms
^t PGb,DEGL	delay between GATE and PGb)	Power Good \downarrow (V _(GATE) 10 V \rightarrow 0 V) Look for PGb \uparrow	3	300	ms



6.7 Typical Characteristics

Unless otherwise noted: $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$, 1.1 mA < I $_{\text{VCC}} <$ 10 mA, V $_{\text{(UVEN)}} = 2$ V, V $_{\text{(OV)}} = \text{V}_{\text{(SNS)}} = \text{V}_{\text{(D)}} = 0$ V, V $_{\text{(SS)}} = \text{GATEx} = \text{Hi-Z}$, V $_{\text{(TMR)}} = 0$ V, -1 V < V $_{\text{NEG48Vx}} <$ 150 V , V $_{\text{Vref}} = \text{V}_{\text{PROG}} = \text{Hi-Z}$;





7 Parameter Measurement Information

7.1 Relationship between Sense Voltage, Gate Current, and Timer

The diagram below illustrates the relationship between the V_{SNS} (voltage across R_{SNS}), Gate current, and the timer operation. The diagram is intended to help explain the various parameters in the electrical characteristic table and is not drawn to scale.

Note that I_{GATE} reduces as the sense voltage approaches the current limit threshold and it equals zero at the current limit regulation point. To ensure that the timer always runs when the IC is in regulation the timer starts at a slightly positive I_{GATE} .




Figure 7. Relationship Between Timer, Gate Current, and Sense Voltage (V_{GATE} = 5 V)




8 Detailed Description

8.1 Overview

The TPS23523 is an integrated hot swap and Single OR-ing controller that enables high power telecom systems to comply with stringent transient requirements. The soft start cap disconnect allows soft start at start-up and disconnects the soft start cap during normal operation. This allows for the use of smaller hot swap FETs without hurting the transient response. GATE2 is a second hot swap FET driver, which only turns ON when the main hot swap FET is fully on. Thus the FETs driven by GATE2 don't need to have strong SOA. This saves space and BOM cost in high power applications that require multiple hot swap FETs. The 400 µA sourcing current allows fast recovery, which helps to avoid system resets during lightning surge tests. The dual current limit makes it easier to pass brown outs and input steps such as required by the ATIS 0600315.2013. Finally, the TPS23523 offers accurate undervoltage and overvoltage protection with programmable thresholds and hysteresis.

The TPS23523 integrates an OR-ing controller, making it ideal for –48 V systems that require reverse hook-up protection and reverse-current protection. The OR-ing controller protects the output when the input drops avoiding system resets. The OR-ing controller will turn off if any reverse current is detected.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Current Limit

The TPS23523 utilizes two current limit thresholds:

- I_{CL1} also referred to as high current limit threshold, which is used when the V_{DS} of the hot swap FET is low.
- I_{CL2} lower current limit threshold, which is used when the V_{DS} of the hot swap FET is high.

This dual level protection scheme ensures that the part has a higher chance of riding out voltage steps and other transients due to the higher current limit at low V_{DS} , while protecting the MOSFET during start into short and hotshort events, by setting a lower current limit threshold for conditions with high V_{DS} . The transition threshold is programmed with a resistor that is connected from the drain of the hot swap FET to the D pin of the TPS23523. The figure below illustrates an example with a I_{CL1} set to 25 A and I_{CL2} set to 3 A. Note that compared to a traditional SOA protection scheme this approach allows better utilization of the SOA in the 10 V < V_{DS} . < 40-V range, which is critical in riding through transients and voltage steps.

Note that in both cases the TPS23523 regulated the gate voltage to enforce the current limit. However, this regulation is not very fast and doesn't offer the best protection against hot-shorts on the output. To protect in this scenario a fast comparator is used, which quickly pulls down the gate in case of severe over current events (2x bigger than V_{CL1}).




Figure 8. Dual Current Limit vs FET Power Limit

8.3.1.1 Programming the CL Switch-Over Threshold

The V_{DS} threshold when the TPS23523 switches over from I_{CL1} to I_{CL2} ($V_{D,SW}$) can be computed using Equation 1. For example, if a 15-V switch over is desired, R_D should be set to 270 k Ω .

$$V_{DS,SW} = \frac{1.5 \text{ V} \times (30 \text{ k}\Omega + \text{R}_D)}{30 \text{ k}\Omega}$$
(1)

8.3.1.2 Setting Up the PROG Pin

The PROG pin can be tied to VEE, left floating, or tied to VEE through a resistor to adjust $V_{SNS,CL1}$ and the ratio of fast trip to current limit. The options are set as follows:

•PROG = NC or Float: V_{SNS.CL1} = 25 mV, V_{SNS.FST} is 2x V_{SNS.CL1}

 \bullet R_{PROG} = 196 k Ω (1%): V_{SNS,CL1} = 25 mV, V_{SNS,FST} is 3x V_{SNS,CL1}



•R_{PROG} = 66.5 k Ω (1%): V_{SNS,CL1} = 40 mV, V_{SNS,FST} is 3x V_{SNS,CL1}

●PROG = VEE: V_{SNS.CL1} = 40 mV, V_{SNS.FST} is 2x V_{SNS.CL1}

8.3.1.3 Programming CL1

The current limit at low V_{DS} (I_{Cl 1}) of the TPS23523 can be computed using Equation 2.

$$I_{CL1} = \frac{V_{SNS,CL1}}{R_{SNS}}$$
 (2)

To compute I_{CL1} for a 1-m Ω sense resistor use Equation 3 below.

$$I_{CL1} = \frac{V_{SNS,CL1}}{R_{SNS}} = \frac{25 \text{ mV}}{1 \text{ m}\Omega} = 25 \text{ A}$$
 (3)

8.3.1.4 Programming CL2

The current limit at high V_{DS} (I_{CL2}) of the TPS23523 can be computed using Equation 4.

$$I_{CL2} = \frac{V_{SNS,CL2}}{R_{SNS}} \tag{4}$$

To compute I_{CL2} for a 1-m Ω sense resistor use Equation 5.

$$I_{CL2} = \frac{V_{SNS,CL2}}{R_{SNS}} = \frac{3 \text{ mV}}{1 \text{ m}\Omega} = 3 \text{ A}$$
(5)

8.3.2 Soft Start Disconnect

The inrush current into the output capacitor (C_{OUT}) can be limited by placing a capacitor between the SS (Soft Start) pin and the drain of the hot swap MOSFET. In that case the inrush current can be computed using Equation 6.

$$I_{INR} = \frac{C_{OUT} \times I_{GATE,SRS,START}}{C_{SS}} = \frac{660 \,\mu\text{F} \times 20 \,\mu\text{A}}{33 \,n\text{F}} = 0.4 \,\text{A} \tag{6}$$

Note that with most hot swap the C_{SS} pin is tied simply to the gate pin, but this can interfere with performance during normal operation if transients or short circuits are encountered. In addition the C_{SS} capacitor tends to pull up the gate during hot plug and cause shoot through current if it is always tied to the gate. For that reason the TPS23523 has a disconnect switch between the gate pin and the SS pin as well as a discharge resistor. During the initial hot plug and during the insertion delay the switch between SS and GATE is open and SS is being discharged to GND through a resistor. Then during start-up SS and GATE are connected to limit the slew rate. Once in normal operation the SS pin is not tied to GATE and it is not shorted to GND, which prevents it from interfering with the operation during transients.






Figure 9. Implementation of SS Disconnect

8.3.3 Timer

Timer is a critical feature in the hot swap, which manages the stress level in the MOSFET. The timer will source and sink current into the timer capacitor as follows:

- Not in current limit: sink 2 μA
- If the part is in current limit and V_{GATE} < V_{GATE.TH}, the timer sources current as follows:
 - V_D < V_{D,CL} SW: source 10 μ A
 - $V_D > V_{D,CL SW}$: source 50 μ A

The TPS23523 times out and shuts down the hot swap as follows.

- If V_D < V_{D,TMR} sw then the hot swap times out when V_{TMR} reaches 1.5 V.
- If V_D > V_{D,TMR, SW} then the hot swap times out when V_{TMR} reaches 0.75 V.

The above behavior maximizes the ability of the hot swap to ride out voltage steps, while ensuring that the FET remains safe even if the part can not ride out a voltage step.

A cool down period follows after the part times out. During this time the timer performs the following:

- Discharge C_{TMR} with a 2-µA current source until 0.5 V
- Charge C_{TMR} with a 10-μA current source until it is back to 1.5 V.
- Repeat the above 64 times
- Discharge timer to 0 V.

The part attempts to restart after finishing the above. If the UVEN signal is toggled while the 64 cycles are in progress the part restarts immediately after the 64 cycles are completed.

The timer operates as follows when recovering from POR:

- If V_{TMR} < 0.5 V:
 - Proceed to regular startup
 - Do not discharge V_{TMR}
- If V_{TMR} > 0.5 V:
 - Go through 64 charge/discharge cycles
 - Discharge V_{TMR}
 - Proceed to startup

The Time Out (T_{TO}) can be computed using the equations below. Note that the time out depends on the V_{DS} of the MOSFET.



$$T_{TO} = \frac{C_{TMR} \times V_{TMR}}{I_{TMR,SRS}}$$
 (7)

$$T_{TO}(V_D < 0.75 \text{ V}) = \frac{C_{TMR} \times 1.5 \text{ V}}{10 \text{ } \mu\text{A}}$$
(8)

$$T_{TO}(0.75 \text{ V} < V_D < 1.5 \text{ V}) = \frac{C_{TMR} \times 0.75 \text{ V}}{10 \text{ } \mu\text{A}} \tag{9}$$

$$T_{TO}(V_D > 1.5 \text{ V}) = \frac{C_{TMR} \times 0.75 \text{ V}}{50 \text{ } \mu\text{A}}$$
(10)

8.3.4 Gate 2

The TPS23523 features a second hot swap Gate drive, which can be used to save BOM cost and size in applications that require multiple hot swap MOSFETs. The 2nd MOSFET is only turned ON when the main FET is enhanced. As a result the 2nd MOSFET doesn't operate with large current and large voltage across it, thus reducing the SOA requirements. In many cases a 5x6 QFN FET can replace a D²PACK FET. The following figures show the operation during start-up and Hot Short event. It can be seen that the second FET is OFF during stressful operation and turns on during normal operation to improve steady state efficiency and reduce power losses.




Figure 10. Gate 2 Operation During Start-Up






Figure 11. Gate2 Operation During Hot Short

8.3.5 OR-ing

The TPS23523 features integrated OR-ing that controls the external MOSFET in a way to emulate an ideal diode. The TPS23523 will regulate the forward drop across the OR-ing FET to 25 mV. This is accomplished by controlling the V_{GS} of the MOSFET. As the current decreases the V_{GS} is also decreased, which effectively increases the R_{DSON} of the MOSFET. This process is regulated with a low gain amplifier that is gate (OR-ing FET) pole compensated. The lower gain helps ensure stability over various operating conditions. The regulating amplifier ensures that there is no DC reverse current.

However, the amplifier is not very fast and thus it is paired with a fast comparator. This comparator quickly turns off the FET if there is significant reverse current detected.




Figure 12. Simplified Diagram of OR-ing Block



8.4 Device Functional Modes




Figure 13. Simplified Hot Swap State Machine

The Figure above shows a simplified state machine of the hot swap controller. It has 4 distinct operating states and the controller switches between these states based on the following signals:

- Ving_rc: This means that both the input voltage is in the right range and the IC has power with Vcc. A 4-µs delay is added for deglitching. If the input voltage is above the OV threshold, input voltage is below the UV threshold, or VCC is below its internal UVLO. Ving rc will be low.
- TimeOut: This signal comes from the timer block and will be asserted Hi if the IC has timed out due to an
 over-current condition. This signal is also Hi while the timer is going through the restart cycles. Once the
 cycles are completed this signal will go Low.
- ins over: This signal states that the insertion delay has been completed and the hot swap is ready to start-up.
- FT: this is the fast trip signal coming from the fast trip comparator. It goes Hi if an extreme over current event
 is detected.
- PG: Internal Power good signal. This is high when the hot swap is fully on and the load can draw full power. For PG to be Hi, the GATE has to be Hi, GATE2 needs to be Hi, and the drain pin needs to be below 0.75 V.
- PG_degl: This is a deglitched version of the PG and is the signal used to move between states and controls the external PGb pin.

8.4.1 OFF State

In this state the hot swap FET is turned off and the controller is waiting to start-up. The controller can be in this state due to any of these scenarios:

- Input voltage is not in the valid range.
- The hot swap is in the cool down state and the timer is going through the retry cycle after a fault condition such as output hot short or over current.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.

8.4.2 Insertion Delay State

In this state the hot swap FET is turned off and the controller is waiting for the insertion delay to finish. This allows the input supply to settle after a Hot Plug. If any of the following occur, the controller will be kicked back to the OFF state:

- Input voltage is not in the valid range.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.



Device Functional Modes (continued)

Once the insertion delay is finished, the controller will move to the Start-up state.

8.4.3 Start-up State

In this state the controller is turning on and charging the output cap. The operation is set as follows:

- The SS pin is internally connected to the GATE pin to allow for output dv/dt control.
- Lower gate sourcing current is applied to the GATE pin to allow for smaller SS caps.
- The lower current limit setting of V_{SNS,CL2} and a lower fast trip setting of V_{SNS,FST2} is used to minimize the MOSFET stress in case of a fault condition.

If any of the following occur, the controller will be kicked back to the OFF state:

- Input voltage is not in the valid range.
- The timer times out due to over-current.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.
- · Fast trip is triggered.

Once the PG_degl signal goes Hi, the controller will move to the Normal Operation state.

8.4.4 Normal Operation State

In this state the hot swap is fully on and the operation is set as follows:

- The SS pin is disconnected from the GATE pin to improve transient response.
- The full gate sourcing current is used to improve transient response.
- The current limit and fast trip threshold are a function of the D pin to optimize the transient response while protecting the MOSFET.

If any of the following occur, the controller will be kicked back to the OFF state:

- · PG degl goes low.
- · The timer times out due to over-current.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.

Note that if the input voltage is outside the valid range or the fast trip is triggered, the hot swap FET will turn off, but the controller will not exit the Normal Operation state. In this case the PG signal would go low immediately. If this condition persists, the PG_degl will go low as well and the controller would move to the OFF state. This operation prevents the controller from re-starting the system during quick transients.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The TPS23523 is a hot swap controller for –48-V applications and is used to manage inrush current and protect downstream circuitry and the upstream bus in case of fault conditions. The following key scenarios should be considered when designing a –48-V hot swap circuit:

- Start Up.
- Output of a hot swap is shorted to ground while the hot swap is on. This is often referred to as a Hot Short.
- Powering up a board when the output and ground are shorted. This is usually called a start-into-short.
- Input lightning surge. Here it is usually desired to avoid damage to downstream circuitry and to avoid system restarts.

These scenarios place a lot of stress on the hot swap MOSFET and the board designer should take special care to ensure that the MOSFET stays within it's Safe Operating Area (SOA) under all of these conditions. A detailed design example is provided below and the key equations are written out. Note that solving all of these equations by hand is cumbersome and can result in errors. Instead, TI recommends using the TPS2352X Design Calculator provided on the product page.

9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 14. Application Diagram for Design Example



Typical Application (continued)

9.2.1 Design Requirements

The table below summarizes the design parameters that must be known before designing a hot swap circuit. When charging the output capacitor through the hot swap MOSFET, the FET's total energy dissipation equals the total energy stored in the output capacitor ($1/2CV^2$). Thus both the input voltage and output capacitance will determine the stress experienced by the MOSFET. The maximum load power will drive the current limit and sense resistor selection. In addition, the maximum load current, maximum ambient temperature, and the thermal properties of the PCB ($R_{\theta CA}$) will drive the selection of the MOSFET's R_{DSON} and the number of MOSFETs used. $R_{\theta CA}$ is a strong function of the layout and the amount of copper that is connected to the drain of the MOSFET. Air cooling will also reduce $R_{\theta CA}$ substantially. Finally, it's important to know what transients the circuit has to pass in order to size up the input protection accordingly.

Table 1. Design Requirements for a -38 V to -60 V, 400-W Protection Circuit

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	−38 V to −60 V
Maximum Load Power	400 W
Output Capacitance	660 μF
Location of Output Cap	After EMI filter with ~5 µH of inductance.
Maximum Ambient Temperature	85°C
MOSFET R _{0CA} (function of layout)	20°C/W
Pass "Hot-Short" on Output?	Yes
Pass a "Start into short"?	Yes
Is the load off until PG asserted?	Yes
Max Input Inductance	10 μH
Level of IEC61000-4-5 to pass	2-kV Line to Line with 2-Ω series impedance
Pass Reverse Hook Up	Yes

9.2.2 Detailed Design Procedure

9.2.2.1 Selecting R_{SNS}

Before selecting R_{SNS} , first compute the maximum load current. For this example the worst case load current happens at the minimum input voltage of 38 V. Thus the maximum current is 400 W/38 V = 10.5 A. To provide some margin, set the target current limit to 12 A and compute R_{SNS} using equation below:

$$R_{SNS,CLC} = \frac{V_{SNS,CL1}}{I_{CL1}} = \frac{25 \text{ mV}}{12 \text{ A}} = 2.08 \text{ m}\Omega$$
 (11)

Use next available R_{SNS} of 2 m Ω .

9.2.2.2 Selecting Soft Start Setting: C_{SS} and C_{SS.VEE}

First, compute the minimum inrush current where the timer will trip using equation below.

$$I_{INR,TMR} = \frac{V_{SNS,TMR1}}{R_{SNS}} = \frac{1.5 \text{ mV}}{2 \text{ m}\Omega} = 0.75 \text{ A}$$
 (12)

To avoid running the timer the inrush current needs to be sufficiently low. Target 0.4 A of inrush current to allow margin, and compute the target C_{SS} using equation below.

$$c_{SS} = \frac{c_{OUT,MAX} \times I_{GATE,SRS,START}}{I_{INR,TGT}} = \frac{792 \, \mu F \times 20 \, \mu A}{0.4 \, A} = 39.6 \, nF \tag{13}$$



Next choose, the next available C_{SS} greater than 39.6 nF. For this example 43 nF was used, which assumes a 33 nF and 10 nF cap in parallel. This results in an inrush current of 0.37 A at max C_{OUT} (792 μ F) and inrush current of 0.31 A at typical C_{OUT} (660 μ F). Also it is recommended to add a capacitor between the soft start pin and VEE ($C_{SS,VEE}$) to improve immunity to input voltage noise during soft start. It's recommended to chose a capacitor that's 3x larger than C_{SS} . In this case a 150 nF capacitor was chosen.

Finally the start-up time at maximum input voltage can be computed using the equation below:

$$T_{START}\left(V_{IN,MAX}\right) = \frac{c_{SS} \times V_{IN,MAX}}{I_{GATE,SRS,START}} = \frac{43 nF \times 60 V}{20 \, \mu A} = 129 \, ms \tag{14}$$

9.2.2.3 Selecting V_{DS} Switch Over Threshold

The V_{DS} threshold where the current limit switches from CL1 to CL2 can be programmed using R_{D} . In general a higher threshold improves ability to ride through voltage steps, brown outs, and other transients. However, a larger setting can also expose the MOSFET to more stress, because the larger current limit is now allowed at higher V_{DS} voltages. If there are no specific voltage step requirements, 20 V is a good starting point. Use the equation below to compute the target R_{D} .

$$R_D = 30 \text{ k}\Omega \times \left(\frac{V_{DS,SW}}{1.5 \text{ V}} - 1\right) = 370 \text{ k}\Omega$$
(15)

9.2.2.4 Timer Selection

The timer determines how long the hot swap can be in current limit before timing out and can be programmed using C_{TMR} . In general a longer time out (T_{TO}) improves ability to ride through voltage steps, brown outs, and other transients. However, a larger setting can also expose the MOSFET to more stress, because it takes longer for the FET to shut down during fault conditions. If there are no specific voltage step or transient requirements, 2 ms is a good starting point. Use the equation below to compute the target C_{TMR} . Choose the next available capacitor value of 15 nF, which results in a 2.25 ms time out.

$$C_{TMR} = \frac{T_{TO} \times I_{TMR,SRS}}{V_{TMR}} = \frac{2 \text{ ms} \times 10 \text{ } \mu\text{A}}{1.5 \text{ V}} = 13.3 \text{ nF}$$
(16)

9.2.2.5 MOSFET Selection and SOA Checks

When selecting MOSFETs for the -48~V application the three key parameters are: V_{DS} rating, R_{DSON} , and safe operating area (SOA). For this application the CSD19535KTT was selected to provide a 100 V V_{DS} rating, low R_{DSON} , and sufficient SOA. After selecting the MOSFET, it is important to double check that it has sufficient SOA to handle the key stress scenarios: start-up, output Hot Short, and Start into Short. MOSFET's SOA is usually specified at a case temperature of 25°C and should be derated based on the maximum case temperature expected in the application. Compute the maximum case temperature using the equation below. Note that the R_{DSON} will vary with temperature and solving the equation below could be a repetitive process. The CSD19535KTT, has a maximum 3.4 m Ω R_{DSON} at room temperature and is ~1.5x higher at 100°C. N stands for the number of MOSFETs used in parallel.

$$T_{C,MAX} = T_{A,MAX} + R_{\theta CA} \times \left(\frac{I_{LOAD,MAX}}{N}\right)^{2} \times R_{DSON}(T_{J})$$
(17)

$$T_{C,MAX} = 85 \, {}^{\circ}C + 20 \, {}^{\circ}\frac{C}{W} \times (10.5 \, A)^2 \times (3.4 \times 1.5 \, m\Omega) = 96.3 \, {}^{\circ}C$$
 (18)



Next the stress the MOSFET will experience during operation should be compared to the FETs capability. First, consider the power up. The inrush current with max C_{OUT} will be 0.37 A and the inrush will last for 129 ms. Note that the power dissipation of the FET will start at $V_{IN,MAX} \times I_{INR}$ and reduce to zero as the V_{DS} of the MOSFET is reduced. The SOA curve of a typical MOSFET assume the same power dissipation for a given time. A conservative approach is to assume an equivalent power profile where $P_{FET} = V_{IN,MAX} \times I_{INR}$ for t = Tstart-up/2. In this instance, the SOA can be checked by looking at a 60 V, 0.4 A, 64.5 ms pulse. Based on the SOA of the CSD19535KTT, it can handle 60 V, 1.8 A for 10 ms and it can handle 60 V, 1 A for 100 ms. The SOA at $T_{C} = 25^{\circ}$ C for 64.5 ms can be extrapolated by approximating SOA vs time as a power function as shown in equations below:

$$I_{SOA}(t) = a \times t^{m} \tag{19}$$

$$m = \frac{\ln (I_{SOA}(t_1)/I_{SOA}(t_2))}{\ln (t_1/t_2)} = \frac{\ln (\frac{1.8 \text{ A}}{1 \text{ A}})}{\ln (\frac{10 \text{ ms}}{100 \text{ ms}})} = -0.25$$
(20)

$$a = \frac{I_{SOA}(t_2)}{t_2^m} = \frac{1 \text{ A}}{(100 \text{ ms})^{-0.25}} = 3.16 \text{ A} \times (\text{ms})^{0.25}$$
(21)

$$I_{SOA}$$
 (64.5 ms, 25 °C) = 3.16 A×(ms)^{0.25} × (64.5 ms)^{-0.25} = 1.12 A (22)

Finally, the FET SOA needs to be derated based on the maximum case temperature as shown below. Note that the FET can handle 0.59 A, while it will have 0.37 A during start-up. Thus there is a lot of margin during this test condition.

$$I_{SOA}$$
 (64.5 ms, $T_{C,MAX}$) = 1.12 A × $\frac{175 \text{ °C} - 96.3 \text{ °C}}{175 \text{ °C} - 25 \text{ °C}}$ = 0.59 A (23)

A similar approach should be taken to compute the FETs SOA capability during a Hot Short and start into short. As shown in the following figure, during a start into short the gate is coming up very slowly due to a large capacitance tied to the gate through the SS pin. Thus it is more stressful than a Hot Short and should be used for worst case SOA calculations. To compare the FET stress during start-up into short to the SOA curves the stress needs to be approximated as a square pulse as showing in the figure below. In this example, the stress is approximated with a 1.1 ms (Teq), 1.5 A, 60 V pulse. The FET can handle 6 A, 60 V for 1 ms and 1.8 A, 60 V for 10 ms. Using approximation and temp derating as shown earlier, the FET's capability can be computed as 3 A, 60 V, for 1.1 ms at 96°C. 3 A is significantly larger than 1.5 A implying good margin.






Figure 15. Teq During a Start Into a Short

The final operating point to check is the operation with high current and V_{DS} just below the $V_{DS,SW}$ threshold. In this example, the time out would be 1.1ms (one half of the time out at Vd = 0 V), the current will be 12.5 A, and the voltage would be 20 V. Looking up the SOA curve, the FET can handle 30 A, 20 V for 1 ms and 10 A, 20 V for 10 ms. Repeating previously shown approximations and temp derating, the FET's capability is computed to be 16 A, 20 V, for 1.1 ms at 96°C. Again this is below the worst case operating point of 12.5 A and 20 V suggesting good margin.

9.2.2.6 Input Cap, Input TVS, and OR-ing FET selection

This design example is sized for an application that needs to pass a 2 kV, 2Ω lightning strike per IEC61000-4-5. This equates to almost 1000 A of input current that needs to be clamped. In addition, the design needs to pass reverse hook up and thus the TVS needs to be bi directional. A ceramic transient voltage suppressor (2x B72540T6500S162) CT2220K50E2G was used to clamp this huge surge of current. According to it's datasheet it can clamp 500 A of current to 150 V. Note that the lightning strike can be positive or negative. The worst case voltage is dropped across the OR-ing FETs when the strike is positive (–48 V line goes above RTN). If the output of the OR-ing is –48 V and the input goes to +150 V that is a 200 V drop. Thus BSC320N20NS3 was chosen for the OR-ing FETs. This is a 200 V FET with a 32 m Ω R_{DSON} at room temperature. 2 of these were used in parallel to minimize power loss and manage thermal. Finally a 0.1 μ F input bypass cap is recommended.

9.2.2.7 EMI Filter Consideration

In this example it is assumed that the EMI filter is right after the hot swap and the bulk cap is after the EMI filter. The EMI filter adds significant inductance and needs to be accounted for. During a Hot Short, the inductor builds up significant current that needs to go somewhere after the FET opens. For that a free wheeling diode should be used along with a snubber. For this example a 150 V, SMA diode was used: STPS1150A. The snubber consisted of a $10-\Omega$ resistor in series with a $1-\mu F$ ceramic capacitor. In addition a $0.1-\mu F$ ceramic cap was tied directly on the output.

(27)



9.2.2.8 Undervoltage and Overvoltage Settings

Both the threshold and hysteresis can be programmed for undervoltage and overvoltage protection. In general the rising UV threshold should be set sufficiently below the minimum input voltage and the falling OV threshold should be set sufficiently above the maximum input voltage to account for tolerances. For this example a rising UV threshold of 37 V and a falling UV threshold of 35 V was chosen as the target. First, choose R_{UV1} based on the 2 V UV hysteresis as shown below.

$$R_{UV1} = \frac{V_{UV,hyst,tgt}}{i_{UV,hyst}} = \frac{2 V}{10 \mu A} = 200 k\Omega$$
(24)

Once R_{UV1} is known R_{UV2} can be computed based on the target rising UV threshold as shown below.

$$R_{UV2} = \frac{R_{UV1}}{V_{UV,TGT,Rising} - 1 V} = \frac{200 \text{ k}\Omega}{37 \text{ V} - 1 \text{ V}} = 5.56 \text{ k}\Omega$$
 (25)

The OV setting can be programmed in a similar fashion as shown in equations below.

$$R_{OV1} = \frac{V_{OV,hyst,tgt}}{i_{OV,hyst}} = \frac{3 \text{ V}}{10 \text{ }\mu\text{A}} = 300 \text{ k}\Omega$$
 (26)

$$R_{OV2} = \frac{R_{OV1}}{V_{OV,TGT,Rising} - 1 V} = \frac{300 \text{ k}\Omega}{65 \text{ V} - 1 \text{ V}} = 4.68 \text{ k}\Omega$$
(28)

Optional filtering capacitors can be added to the UV and OV to improve immunity to noise and transients on the input bus. These should be tuned based on system requirements and input inductance. In this example place holders were added to the PCB, but the components were not populated.

9.2.2.9 Choosing R_{VCC} and C_{VCC}

The VCC is used as internal supply rail and is a shunt regulator. To ensure stability of internal loop a minimum of 0.1 μ F is required for C_{VCC} . To ensure reasonable power on time it is recommended to keep C_{VCC} below 1 μ F. R_{VCC} should be sized in such a way to ensure that sufficient current is supplied to the IC at minimum operating voltage corresponding to the falling UV threshold. To allow for some margin it is recommended that the current through R_{VCC} is at least 1.2x of $I_{Q,MAX}$ when RTN = Falling UV threshold and VCC = 10 V (minimum recommended operating voltage on VCC). For this example R_{VCC} of 16.2 $k\Omega$ was used.

9.2.2.10 Power Good Interface to Downstream DC/DC

It's critical to keep the downstream DC/DC off while the hot swap is charging the bulk capacitor. This can be accomplished through the PGb pin. Note that the VEE of the hot swap and the DC/DC are different and the Power Good can not be directly tied to the EN or UV of the DC/DC. The application circuit below provides a simple way to control the downstream converter with the PGb pin of the hot swap.






Figure 16. Interface to DC/DC




9.2.3 Application Curves


















10 Power Supply Recommendations

In general, the TPS23523 is designed to have robust operation from a non-ideal -48 V bus with various transients such as the lightning surge. The IC is powered through RVCC making it more immune to supply drop outs and high voltage spikes. Regardless, TI recommends following several key precautions:

- Always test the solution with the various transients that can be encountered in the systems. This especially
 applies to transients that were not tested with TI's EVM.
- If large input ripple is expected during start-up, increase the ratio of C_{SS, VEE} to C_{SS} to reduce input current ripple at start-up.
- Operating from large input inductance (>40 µH) can cause instability to the current limit loop or oscillations during start-up. Add a capacitor from Gate to VEE to help stabilize the current limit loop. Add an input snubber if oscillations are observed at start-up.



11 Layout

11.1 Layout Guidelines

There are several things to keep in mind during layout of the TPS23523 circuit:

- The VEE and SNS pin need to have a Kelvin Sense connection to the sense resistor.
- The VEE trace carries current and needs to be thick and short in order to minimize IR drop and to avoid introducing current sensing error.
- It is recommended to use a net-tie to separate the power plane coming into the R_{SNS} and the Kelvin connection to VEE.
- Connect the Neg48Vx filtering caps, UVEN resistor divider, OV resistor divider, and TMR cap to the "VEE" to insure maximum accuracy.
- The filtering caps on Neg48V and SNS should be placed as close to the IC as possible.

11.2 Layout Example




Figure 38. Layout Example



12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

12.2 ドキュメントのサポート

12.2.1 関連資料

関連資料については、以下を参照してください。

• 『TPS23525EVM-815評価基板ユーザー・ガイド』(SLVUB36)

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

12.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS23523PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23523
TPS23523PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23523
TPS23523PWT	Active	Production	TSSOP (PW) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23523
TPS23523PWT.B	Active	Production	TSSOP (PW) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23523

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS23523PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS23523PWT	TSSOP	PW	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS23523PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TPS23523PWT	TSSOP	PW	16	250	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated