





TPS3842

SNVSCK5A - APRIL 2024 - REVISED AUGUST 2024

TPS3842 42V Small Size, 850nA Undervoltage Supervisor With Programmable Delay and De-Glitch

1 Features

- Wide supply voltage range: 1.9V to 42V
- VDD, SENSE, and RESET are rated to 42V
- Low guiescent current: 850nA (typical)
- High threshold accuracy: 0.5% (typical)
- Fixed internal threshold voltages: 2.7V to 9.5V
- Adjustable voltage variant: 0.7V
- Capacitor programmable adjustable delay time with CTR pin
- Capacitor programmable de-glitch time with CTS
- Open-drain, active-low output
- Temperature range: -40°C to 125°C
- Small size: SOT5X3 (DRL)

2 Applications

- **Factory Automation**
- **Motor Drives**
- **Power Devivery**
- **Enterprise Systems**
- **Grid Infrastructure**

MCU CTS TPS3842 RESET VDD GPIO GND SENSE 3.3V 12V Powe DC/DC VDD Supply **Typical Application Circuit**

3 Description


The TPS3842 is a 42V voltage supervisor with 850nA I_{DD} and 0.5% accuracy, and a fast detection time. This device can be connected directly to 12V / 24V voltage rail for continuous monitoring of undervoltage (UV) conditions. The TPS3842 comes in a small DRL package for size constrained applications. Builtin hysteresis on the SENSE pin prevents false reset signals when monitoring a supply voltage rail. 1%, 5%, and 10% hysteresis voltage options are available to offer design flexibility to support voltage transients.

SENSE is decoupled from VDD and can monitor higher and lower voltages than VDD. Fixed threshold variants provide accurate low-lq voltage monitoring. Adjustable threshold variants offer flexible undervoltage threshold setting with external resistors. TPS3842 offers capacitor programable de-glitch on the SENSE with the CTS pin and capacitor programmable reset delay timing with the CTR pin.

Device Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM) (2)
TPS3842	SOT5X3 (6)	1.20mm × 1.60mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.



Supply Voltage vs Supply Current



Table of Contents

1 Features	1	7.1 Overview	10
2 Applications	1	7.2 Functional Block Diagrams	10
3 Description	1	7.3 Feature Description	
4 Device Comparison		7.4 Device Functional Modes	
5 Pin Configuration and Functions	4	8 Application and Implementation	16
6 Specification		8.1 Application Information	
6.1 Absolute Maximum Ratings		8.2 Typical Application	
6.2 ESD Ratings		9 Device and Documentation Support	
6.3 Recommended Operating Conditions		9.1 Receiving Notification of Documentation Updates	
6.4 Thermal Information	5	9.2 Trademarks	
6.5 Electrical Characteristics	6	9.3 Electrostatic Discharge Caution	
6.6 Timing Requirements	6	9.4 Support Resources	
6.7 Switching Characteristics		9.5 Glossary	
6.8 Timing Diagram	7	10 Revision History	
6.9 Typical Characteristics		11 Mechanical, Packaging, and Orderable	
7 Detailed Description		Information	19




4 Device Comparison

Device Naming Convention shows some of the device naming nomenclature of the TPS3842. For a detailed breakdown of every device part number by features, thresholds, and analog out scale see Table 4-1 for more details. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options.

Table 4-1. Device Threshold Table

ORDERABLE PART NAME	THRESHOLD VOLTAGE	HYSTERESIS
TPS3842A011DRLR	700mV	1%
TPS3842A010DRLR	700mV	10%

- 1. Listed percentage denotes hysteresis tolerance, see Section 6.5 for more information.
- 2. 700mV threshold with ADJ denotes an adjustable voltage threshold set by an external resistor divider, see Section 7.3.1 for more information on how to set the threshold.



OD – Open Drain output

Copyright © 2024 Texas Instruments Incorporated

Figure 4-1. Device Naming Convention

1. Suffix 01 with V_{ITN} of 700mV corresponds to the adjustable variant, does not have internal voltage divider resistor ladder.

Draduet Folder Linker TD

^{*} PRODUCT PREVIEW



5 Pin Configuration and Functions




Figure 5-1. DRL Package 6-Pin SOT5X3 Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	SOT5X3	1/0	DESCRIPTION		
VDD	1	I	Supply voltage pin.		
SENSE	2	I	Sense input. Monitors input voltage based on internal voltage threshold. See Section 7.3.1 for more details.		
RESET	3	0	Output reset signal. Connect RESET to pull up voltage using a pull up resistance. See Section 7.3.4 for more details.		
CTS	4	I	Sense time delay: Capacitor programmable sense delay: CTS pin offers a user adjustable sense delay time when asserting a reset condition. See Section 7.3.2 for more details.		
GND	5	_	Ground pin.		
CTR	6	I	Reset time delay: User-programmable reset time delay for RESET pin. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. See Section 7.3.3 for more details.		



6 Specification

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	V _{DD} , V _{SENSE} , V _{RESET}	-0.3	50	V
Voltage	V _{CTR} , V _{CTS}	-0.3	5.5	V
Current	I _{RESET}		±40	mA
	Operating junction temperature, T _J	-55	150	°C
Temperature (2)	Operating free-air temperature, T _A	-55	150	°C
	Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond values listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
- (2) As a result of the low dissipated power in this device, the operating temperature is assumed that T_J = T_A.

6.2 ESD Ratings

			VALUE	UNIT
V Floatrostatio discharge	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	V
V(ESD)	Lieoti ostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	•

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V_{DD}	Supply pin voltage	1.9	42	V
V _{SENSE}	Sense pin voltage	0	42	V
V _{CTR}	CTR pin voltage		5	V
V _{CTS}	CTS pin voltage		5	V
V _{RESET}	Output pin voltage	0	42	V
I RESET	Output pin current	0	10	mA
T _A	Junction temperature (free-air temperature)	-40	125	°C

6.4 Thermal Information

		TPS3842	
	THERMAL METRIC ⁽¹⁾	DRL	UNIT
		6 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	153.4	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	86.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	41.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated



6.5 Electrical Characteristics

At 1.9V \leq V_{DD} \leq 42V, CTS = CTR = Open, \overline{RESET} Voltage (V_{RESET}) = 100k Ω to V_{DD}, \overline{RESET} load = 50pF, and over the operating free-air temperature range of -40° C to 125°C, unless otherwise noted. Typical values are at $T_{A} = 25^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply Voltage		1.9		42	V
V_{POR}	Power on reset voltage ⁽¹⁾	V _{OL} (max) = 0.25V, I _{RESET} (Sink) = 15μA			1.3	V
V _{ITN}	Negative-going threshold accuracy	Fixed internal threshold, V _{ITN} = 2.7V to 9.5V	-1.5	±0.5	1.5	%
V _{ITN}	Negative-going threshold accuracy	Adjustable internal threshold, V _{ITN} = 700mV	-1.5	±0.5	1.5	%
V _{HYS}	Hysteresis Voltage ⁽²⁾	1% Variant	0.5	1	1.5	%
V _{HYS}	Hysteresis Voltage ⁽²⁾	5% Variant	4.5	5	5.5	%
V _{HYS}	Hysteresis Voltage ⁽²⁾	10% Variant	9.5	10	10.5	%
I _{DD}	Supply current	VDD = 12V, RESET = Not asserted		0.85	1.9	μΑ
I _{SENSE}	Input current, SENSE pin	V _{SENSE} = V _{ITN} , Adjustable version			25	nA
I _{SENSE}	Input current, SENSE pin	V _{SENSE} = 12V, Fixed versions		1.35	2.5	μA
V _{OL}	Low level output voltage	1.9V ≤ V _{DD} < 42V, I _{RESET (Sink)} = 0.5mA			300	mV
I _{LKG}	Open drain output leakage current	V _{DD} = V _{RESET} = 12V	,		300	nA

 V_{POR} is the minimum V_{DD} voltage level for a controlled output state.

6.6 Timing Requirements

At 1.9V \leq V_{DD} \leq 42V, CTS = CTR = Open, \overline{RESET} Voltage (V \overline{RESET}) = 100k Ω to V_{DD}, \overline{RESET} load = 50pF, and over the operating free-air temperature range of -40°C to 125°C, unless otherwise noted. Typical values are at $T_A = 25$ °C

			MIN	NOM	MAX	UNIT
t _{GI (VITN)}	Glitch Immunity undervoltage V _{IT-(UV)} , 20% Overdrive ⁽¹⁾	CTS = Open		5		μs

^{20%} Overdrive from threshold. Overdrive % = [V_{SENSE} - V_{ITN}] / V_{ITN}

6.7 Switching Characteristics

At $1.9V \le V_{DD} \le 42V$, CTS = CTR = Open, \overline{RESET} Voltage (V \overline{RESET}) = $100k\Omega$ to V_{DD} , \overline{RESET} load = 50pF, and over the operating free-air temperature range of -40° C to 125° C, unless otherwise noted. Typical values are at T_A = 25° C.

			MIN NOM	MAX	UNIT
t _{CTR}	Reset time delay	CTR = Open	250		μs
t _{CTR}	Reset time delay	CTR = 0.1uF	285.8		ms
t _{CTR}	Reset time delay	CTR = 3.3uF	9.43		s
t _{PD}	Propagation detect delay ⁽¹⁾ (2)	CTS = Open, ADJ Vth	7		μs
t _{PD}	Propagation detect delay ^{(1) (2)}	CTS = Open, Fixed Vth	9		μs
t _{CTS}	Sense time delay	CTS = 0.1uF	300		ms
t _{SD}	Startup delay ⁽³⁾		300		μs

^{20%} Overdrive from threshold. Overdrive % = $[V_{SENSE} - V_{ITN}] / V_{ITN}$

Hysteresis is with respect of the tripoint V_{ITN}.

 t_{PD} measured from threhold trip point (V_{ITN}) to \overline{RESET} V_{OL} voltage During the power-on sequence, V_{DD} must be at or above V_{DD (MIN)} for at least t_{SD} + t_{D} + t_{CTR} before the output is in the correct state.

6.8 Timing Diagram





Figure 6-1. Timing Diagram



6.9 Typical Characteristics

At T_A = 25°C, V_{DD} = 3.3V, R_{RESET} = 100k Ω , and C_{LRESET} = 50pF, unless otherwise noted.




Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

6.9 Typical Characteristics (continued)

At T_A = 25°C, V_{DD} = 3.3V, R_{RESET} = 100k Ω , and C_{LRESET} = 50pF, unless otherwise noted.



7 Detailed Description

7.1 Overview

The TPS3842 high voltage supervisor product family is designed to assert a $\overline{\text{RESET}}$ signal when the SENSE pin voltage drops below V_{ITN} and stays below V_{ITN} for user defined time. The $\overline{\text{RESET}}$ output remains asserted for a user-adjustable time until after SENSE voltages returns above the respective threshold and hysteresis.

VDD, SENSE and RESET pins can support 42V continuous operation. All VDD, SENSE, and RESET voltage levels can be independent of each other. The TPS3842 features capacitor programmable sense time delay (CTS) to set a minimum duration of a undervoltage event before RESET is asserted. CTS feature also functions as a programmable de-glitch to avoid false resets. The TPS3842 also features a capacitor programmable reset time delay (CTR) to set a minimum duration of RESET assertion after a undervoltage event recovers.

7.2 Functional Block Diagrams




Figure 7-1. Adjustable-Voltage Version




Figure 7-2. Fixed-Voltage Version



7.3 Feature Description

A broad range of voltage threshold and hysteresis options are available for the TPS3842, allowing this device to be used in a wide array of applications. Reset threshold voltages can be factory-set from adjustable 0.7V or fixed from 2.7V to 9.5V. The adjustable variant can be set to any voltage above 0.7V using an external resistor divider. Connecting a capacitor between CTR and GND allows the designer to select any reset delay period up to $10\mu F$. Connecting a capacitor between CTS and GND allows the designer to select any sense delay period up to $10\mu F$.

7.3.1 SENSE Input

The SENSE input provides a pin at which any system voltage can be monitored. If the voltage on this pin drops below V_{ITN} for a $t_{PD}+t_{CTS}$ time interval, then \overline{RESET} is asserted. The comparator has a built-in hysteresis to suppress unintended \overline{RESET} assertions and de-assertions. For noisy envirionments, good analog design practice is to put a 1nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics or leaverage the CTS feature to set a minimum fault time interval before \overline{RESET} is asserted.

Figure 7-3 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 700mV threshold option when using an external resistor divider. The variant bypasses the internal resistor ladder for higher accuracy when using external resistors.

For example, consider a 12V rail, V_{MON} , being monitored for undervoltage (UV) using of the TPS3842A011DRLR variant, as shown in Figure 7-3. The monitored UV threshold, denoted as V_{MON} , is the desired voltage where the device asserts the reset. For this example V_{MON} = 5.8V. To assert an undervoltage reset the voltage at the sense pin, V_{SENSE} , needs to be equal to the input threshold negative, V_{ITN} . For this example variant V_{SENSE} = V_{ITN} = 0.7V. Using R_1 and R_2 the correlation between V_{MON} and V_{SENSE} can be seen in Equation 1. Assuming R_1 = 100k Ω , and R_2 can be calculated as R_2 = 13.7k Ω .

$$V_{SENSE} = V_{MON-} \times (R_2 \div (R_1 + R_2))$$
 (1)

The TPS3842 hysteresis depends on the configuration selected. For the reset signal to become deasserted, V_{MON} must go above V_{ITN} + V_{HYS} . For this example variant a 1% voltage threshold hysteresis was selected. Therefore, V_{MON} equals 5.858V when the reset signal becomes deasserted. If a 10% hysteresis option was instead used, V_{MON} equals 6.38V when the reset signal becomes deasserted.




Figure 7-3. Using the TPS3842A011DRLR to Monitor a User-Defined Threshold Voltage

7.3.1.1 SENSE Hysteresis

TPS3842 device offers built-in hysteresis around the UV threshold to avoid erroneous $\overline{\text{RESET}}$ deassert. The hysteresis (V_{HYS}) is opposite to the threshold voltage for undervoltage options hysteresis is added to the negative threshold (V_{ITN}).






Table 7-1. Common Adjustable Hysteresis Lookup Table

Part Number	DEVICE HYSTERESIS OPTION
TPS3842Axx1DRLR	1%
TPS3842Axx 5 DRLR	5%
TPS3842Axx 0 DRLR	10%

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is $(V_{ITN} + V_{HYS})$. Hysteresis is dependent on the device V_{ITN} including V_{ITN} accuracy and deviations.

Undervoltage (UV)

 $V_{ITN} = 700 \text{mV}$

Voltage Hysteresis (V_{HYS}) = 1% = V_{ITN} x 1% = 7mV

Release Voltage = $V_{ITN} + V_{HYS} = 707 \text{mV}$

7.3.2 Selecting the SENSE Delay Time

TPS3842 has adjustable sense time delay with external capacitors.

- A capacitor on CTS programs the minimum fault time interval before RESET is asserted.
- No capacitor on this pin gives the fastest sense delay time indicated by t_{PD} in Section 6.6.
- Parasitic capacitance on the CTS pin counts as CTS capacitance and increases t_{CTS}.

The time delay (t_{CTS}) can be programmed by connecting a capacitor between CTS pin and GND.

The relationship between external capacitor C_{CTS} _{EXT} (typ) and the time delay t_{CTS} (typ) is given by Equation 2.

$$t_{\text{CTS (typ)}} = 2.858 \text{ x C}_{\text{CTS EXT (typ)}} \tag{2}$$

 $t_{CTS (typ)}$ = is given in seconds (s)

 $C_{CTS\ EXT\ (typ)}$ = is given in microfarads (μF)

The sense delay varies according to the external capacitor (C_{CTS_EXT}). The minimum and maximum variance due to the constant is show in Equation 3 and Equation 4:

$$t_{\text{CTS (max)}} = 3.715 \text{ x C}_{\text{CTS_EXT (max)}}$$
(3)

$$t_{CTS (min)} = 2 \times C_{CTS EXT (min)}$$
 (4)

Make sure there is enough time for the capacitor to fully discharge when a voltage fault occurs to prevent the CTS capacitor from having charge before the next fault. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip earlier or later near the threshold.

* Leakages on the capacitor can effect accuracy of sense time delay.

7.3.3 Selecting the RESET Delay Time

TPS3842 has adjustable reset release time delay with external capacitors.

- · A capacitor on CTR programs the reset time delay of the output.
- · No capacitor on this pin gives the fastest reset delay time.
- Parasitic capacitance on the CTR pin counts as CTR capacitance and increases t_{CTR}.

The time delay (t_{CTR}) can be programmed by connecting a capacitor between CTR pin and GND.

The relationship between external capacitor C_{CTR} EXT $_{(typ)}$ and the time delay t_{CTR} $_{(typ)}$ is given by Equation 5.

$$t_{CTR (typ)} = 2.858 \times C_{CTR EXT (typ)}$$
 (5)

 $t_{CTR (typ)}$ = is given in seconds (s)

 $C_{CTR\ EXT\ (typ)}$ = is given in microfarads (μF)

The reset delay varies according to the external capacitor (C_{CTR_EXT}). The minimum and maximum variance due to the constant is show in Equation 6 and Equation 7:

$$t_{\text{CTR (max)}} = 3.715 \text{ x C}_{\text{CTR_EXT (max)}}$$
(6)

$$t_{CTR (min)} = 2 \times C_{CTR EXT (min)}$$
(7)

Having a too large of a capacitor value (>10 μ F) can cause very slow charge up (rise times) due to capacitor leakage and system noise can cause the internal circuit to hold \overline{RESET} active.

* Leakages on the capacitor can effect accuracy of reset time delay.

7.3.4 RESET Output

RESET (active low) denoted with a bar above the pin label. RESET remains high voltage (V_{OH} , deasserted) (open-drain variant V_{OH} is measured against the pullup voltage) as long as sense voltage is in normal operation above the threshold boundary and VDD voltage is above VDD(min). If SENSE falls below V_{ITN} for a time period longer than $t_{PD}+t_{CTS}$, RESET is asserted, driving the RESET pin to a low impedance.

Once SENSE is above $V_{ITN} + V_{HYS}$, a delay circuit (CTR) is enabled that holds \overline{RESET} low for a specified reset delay period. Once the reset delay has expired, the \overline{RESET} pin goes to a high impedance state.

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. RESET supports pull-up voltages up to 42V and is independent of VDD and SENSE voltages.

To select the right pull-up resistor, consider system V_{OH} and the Open-Drain Leakage Current (I_{LKG}) provided in the electrical characteristics to set the maximum pull-up resistor value. Low pull-up resistor values increase the amount of current through the internal open-drain output. The current through the open-drain output must be lower than the I_{RESET} of the device.



7.4 Device Functional Modes

Table 7-2. Truth Table

SENSE > V _{ITN}	RESET	VDD
0	L	VDD > VDD(min)
1	Н	VDD > VDD(min)
0 or 1	L	VDD(min) > VDD > VPOR

7.4.1 Normal Operation ($V_{DD} > V_{DD(min)}$)

When V_{DD} is greater than $V_{DD(min)}$, the \overline{RESET} signal is determined by the voltage on the SENSE pin.

The RESET signal corresponds to the voltage on SENSE relative to V_{ITN}.

7.4.2 Above Power-On Reset but Less Than $V_{DD(min)}$ ($V_{POR} < V_{DD} < V_{DD(min)}$)

When the voltage on V_{DD} is less than the device $V_{DD(min)}$ voltage, and greater than the power-on reset voltage (V_{POR}) , the \overline{RESET} signal is asserted and low impedance regardless of the voltage on the SENSE pin.

7.4.3 Below Power-On Reset ($V_{DD} < V_{POR}$)

When the voltage on V_{DD} is lower than the required voltage (V_{POR}) needed to internally pull the asserted output to GND, \overline{RESET} is undefined.

Copyright © 2024 Texas Instruments Incorporated

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

8.2 Typical Application

A typical application of the TPS3842 used to monitor a 12V power rail is shown in Figure 8-1. The open-drain RESET output is typically connected to the RESET input of a microprocessor. A pullup resistor must be used to hold this line high when $\overline{\text{RESET}}$ is not asserted. The $\overline{\text{RESET}}$ output is undefined for voltage below V_{POR} , but this characteristic is normally not a problem because most microprocessors do not function below this voltage.




Figure 8-1. Typical Application of the TPS3842 Monitoring a 12V Power Supply

8.2.1 Design Requirements

Table 8-1. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Voltage Threshold	Typical UV voltage threshold 9.5V
Output logic	Open-Drain
SENSE delay	< 0.2ms
RESET delay	300ms

8.2.2 Detailed Design Procedure

The TPS3842 utilizes high-voltage SENSE and V_{DD} inputs to monitor a 12V power supply for undervoltage. In this design example TPS3842A011DRLR is used.

The negative-going threshold voltage, V_{ITN}, is set by the device variant. In this example, the nominal supply voltage from the power supply is 12V. Setting a undervoltage threshold of 9.5V (approximately 20% under 12V) makes sure that the device resets before supply voltage violates the allowed boundary. The adjustable voltage variant is chosen and R_1 and R_2 are adjusted to meet the threshold. Assuming R_2 equal to $10k\Omega$ and R_1 is calculated as $125k\Omega$. For additional information on selecting resistor values see Section 7.3.1. TPS3842 also supports fixed voltage threshold variants. Threshold voltage decoding can be found in Device Decoder.

8.2.2.1 Meeting the Sense and Reset Delay

The TPS3842 features both reset assertion (sense) delay, t_{CTS} , and reset deassertion (reset) delay, t_{CTR} . Section 7.3.2 and Section 7.3.3 show how to set the timings for the capacitor-programmable delays. The application requires less than 0.2ms sense delay, thus no capacitor is used and CTS is left open. The application requires greater than 300ms reset delay, thus a 0.1 μ F capacitor is used.

8.2.3 Application Curve




Figure 8-2. TPS3842 Detecting Undervoltage Fault and RESET Recovery

8.2.4 Power Supply Recommendations

TPS3842 is designed to operate from an input supply with a V_{DD} voltage between 1.9V (minimum operation) to 42V (maximum operation). Good analog design practice recommends placing a minimum 0.1 μ F ceramic capacitor as near as possible to the V_{DD} pin.

8.2.5 Layout

8.2.5.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1µF ceramic capacitor as near as possible to the VDD pin.
- For noisy envirionments and to improve noise immunity on the SENSE pins, an optional 1nF capacitor
 between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal. An
 alternative to improve noise immunity is to use the CTS feature.
- If a capacitor is used on CTS or CTR, place these components as close as possible to the respective
 pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic
 capacitance to not affect the t_{PD} or t_{CTR}.
- Place the pull-up resistors on RESET as close to the pin as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible.


Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



• Do not have high voltage metal pads or traces closer than 20mils (0.5mm) to the low voltage metal pads or traces.

8.2.5.2 Layout Example



Vias used to connect pins for application-specific connections

Figure 8-3. TPS3842 Reccomended Layout

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (April 2024) to Revision A (August 2024)

Page

Production Data Release......1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 25-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3842A010DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A010	Samples
TPS3842A011DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A011	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Oct-2024

OTHER QUALIFIED VERSIONS OF TPS3842:


Automotive: TPS3842-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated