



TPS61033, TPS610333

JAJSMQ0D – OCTOBER 2022 - REVISED SEPTEMBER 2023

TPS61033X 出力放電機能搭載、5.5V、5.5A、2.4MHz、完全集積型、同期整流式 昇圧コンバータ

1 特長

- 入力電圧範囲:1.8V~5.5V
- 出力電圧範囲: 2.2V~5.5V (TPS61033)
 - 5.0V 固定 (TPS61033X) の場合、FB は VIN 出 力電圧に接続
- 2 つのバレー・スイッチング電流制限オプション
 - TPS61033:代表值 5.5A
 - TPS610333:代表値 1.85A
- 高効率と電力能力
 - $-2 \supset \Omega 25 \text{m}\Omega \text{ (LS)} / 46 \text{m}\Omega \text{ (HS)} \text{ MOSFET}$
 - 小さい L-C で最大 2.4MHz をサポート
 - V_{IN} = 3.3V、V_{OUT} = 5V、I_{OUT} = 1A で最高 93.42% の効率
 - V_{IN} = 3.3V、V_{OUT} = 5V、I_{OUT} = 2A で最高 90.78% の効率
- システム動作時間を延長
 - V_{IN} ピンへの静止電流: 20µA (代表値)
 - V_{OUT} ピンへの静止電流:5.3µA (代表値)
 - シャットダウン電流:0.1µA (代表値)
- -40℃~+125℃範囲の基準電圧の精度:±1.5%
- パワー・グッド出力とウィンドウ・コンパレータ
- 軽負荷時の自動 PFM モードまたは強制 PWM モード をピン選択可能
- V_{IN} > V_{OUT} 時のパススルー・モード
- 安全性と堅牢な動作機能
 - シャットダウン時の入力と出力の完全な切り離し
 - 出力過電圧およびサーマル・シャットダウン保護機 能
 - 出力短絡保護機能
- 2.1mm × 1.6mm の SOT583 8 ピン・パッケージ

2 アプリケーション

- タブレット (マルチメディア)
- スマート・スピーカ
- モバイル POS

3 概要

TPS61033X は、同期整流式昇圧コンバータです。このデ バイスは、各種バッテリおよびその他の電源で動作する携 帯機器およびスマート・デバイス用の電源ソリューションを 提供します。全温度範囲において、TPS61033 のバレー・ スイッチ電流制限は 5.5A (代表値)、TPS610333 のバレ ー・スイッチ電流制限は 1.85A (代表値) です。


TPS61033X は、適応型コンスタント・オンタイム・バレー 電流制御トポロジを使用して出力電圧をレギュレートし、 2.4MHz のスイッチング周波数で動作します。軽負荷時に は、MODE ピンを設定することで 2 つのモード (自動 PFM モード、強制 PWM モード) のどちらかを選択して、 効率とノイズ耐性のバランスを取ることが可能です。 TPS61033 は、軽負荷時には、V_{IN} から 20µA の静止電 流を消費します。シャットダウン中、TPS61033X は入力電 源から完全に分離され、消費電流はわずか 0.1µA である ため、長いバッテリ駆動時間を実現できます。 TPS61033X には、5.75V の出力過電圧保護、出力短絡 保護、およびサーマル・シャットダウン保護機能が搭載さ れています。

TPS61033X は、2.1mm × 1.6mm の SOT583 パッケー ジで供給され、外付け部品が最小限に抑えられるため、非 常に小さなソリューション・サイズを実現できます。

製品情報

	A-4	
部品番号	パッケージ(1)	本体サイズ (公称)
TPS61033X	SOT583 (8)	2.10mm × 1.20mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



代表的なアプリケーション回路



4 Device Comparison Table

表 4-1. Device comparison table

PART NUMBER	PART NUMBER Valley Switch Current Limit Output Voltage (typ)		Spread Spectrum	
TPS61033	5.5 A	2.2 V ~5.5 V	NO	
TPS610333	1.85 A	Fixed 5 V	NO	

Product Folder Links: TPS61033 TPS610333



Table of Contents

1 特長	1	8.3 Feature Description	11
2 アプリケーション	1	8.4 Device Functional Modes	14
3 概要		9 Application and Implementation	16
4 Device Comparison Table		9.1 Application Information	16
5 Revision History		9.2 Typical Application	
6 Pin Configuration and Functions		9.3 Power Supply Recommendations	
7 Specifications		9.4 Layout	
7.1 Absolute Maximum Ratings		10 Device and Documentation Support	<mark>23</mark>
7.2 ESD Ratings		10.1 Device Support	23
7.3 Recommended Operating Conditions		10.2ドキュメントの更新通知を受け取る方法	23
7.4 Thermal Information		10.3 サポート・リソース	23
7.5 Electrical Characteristics	<mark>6</mark>	10.4 Trademarks	23
7.6 Typical Characteristics	8	10.5 静電気放電に関する注意事項	23
8 Detailed Description		10.6 用語集	
8.1 Overview		11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	10	Information	23
5 Revision History 資料番号末尾の英字は改訂を表しています。その)改訂履歴	は英語版に準じています。	
5 Revision History 資料番号末尾の英字は改訂を表しています。その			Page
5 Revision History	Revision	D (September 2023)	Page 6
5 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision C (August 2023) to	Revision	D (September 2023)	6
5 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision C (August 2023) to Corrected TPS610333 Specification limits	Revision	D (September 2023) C (August 2023)	6 Page
5 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision C (August 2023) to Corrected TPS610333 Specification limits Changes from Revision B (March 2023) to F	Revision	D (September 2023)	Page1
5 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision C (August 2023) to Corrected TPS610333 Specification limits Changes from Revision B (March 2023) to F TPS610333 デバイスを追加 Changes from Revision A (March 2023) to F	Revision Revision	D (September 2023) C (August 2023)	Page1
5 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision C (August 2023) to Corrected TPS610333 Specification limits Changes from Revision B (March 2023) to F TPS610333 デバイスを追加 Changes from Revision A (March 2023) to F Changed unit in 図 7-7 to μA	Revision (D (September 2023) C (August 2023) B (June 2023)	Page1 Page8
5 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision C (August 2023) to Corrected TPS610333 Specification limits Changes from Revision B (March 2023) to F TPS610333 デバイスを追加 Changes from Revision A (March 2023) to F Changed unit in 図 7-7 to μA	Revision (D (September 2023) C (August 2023) B (June 2023)	Page



6 Pin Configuration and Functions




図 6-1. DRL Package 8-Pin SOT583 Top View

表 6-1. Pin Functions

P	PIN I/O NAME		DESCRIPTION
NO.			DESCRIPTION
1	VIN	I	IC power supply input
2	EN	I	Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode.
3	MODE	I	Operation mode selection in the light load condition. When it is connected to logic high voltage, the device works in forced PWM mode. When it is connected to logic low voltage, the device works in auto PFM mode.
4	PG	0	Power good indicator and open drain output
5	FB	I	TPS61033: Voltage feedback of adjustable output voltage, when FB connect to VIN, output voltage is fixed 5.0V TPS610333: Should be connected with VIN for fixed 5.0 V output voltage.
6	GND	PWR	Ground pin of the IC
7	SW	PWR	The switch pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.
8	VOUT	PWR	Boost converter output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	,			
	MIN	MAX	UNIT	
	VIN, EN, FB, SW, VOUT	-0.3	7	V
Voltage range at terminals ⁽²⁾	SW spike at 10ns	-0.7	8	V
	SW spike at 1ns	-0.7	9	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}	torage temperature, T _{stg}			°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range		1.8		5.5	V
V _{OUT}	Output voltage setting range		2.2		5.5	V
L	Effective inductance range		0.33	0.47	1.3	μH
C _{IN}	Effective input capacitance range		1.0	4.7		μF
C	Effective output capacitance range	I _{OUT} <= 1A	4	10	1000	μF
C _{OUT}	Enective output capacitance range	I _{OUT} > 1A	10	20	1000	μF
T _J	Operating junction temperature		-40		125	°C

7.4 Thermal Information

		TPS61033	TPS61033	
	THERMAL METRIC ⁽¹⁾	DRL (SOT583)- 8 PINS	DRL (SOT583)- 8 PINS	UNIT
		Standard	EVM ⁽²⁾	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	117.5	65.8	°C/W
R _{θJC}	Junction-to-case thermal resistance	40.0	NA	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.0	NA	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.8	1.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	22.9	28.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

⁽²⁾ Measured on TPS61033EVM, 4-layer, 2oz copper NA PCB.



7.5 Electrical Characteristics

 $T_J = -40$ °C to 125°C, $V_{IN} = 3.6$ V and $V_{OUT} = 5.0$ V. Typical values are at $T_J = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPL	_Y	'				
V _{IN}	Input voltage range		1.8		5.5	V
,	Linday voltage lankerst threehold	V _{IN} rising		1.7	1.79	V
/ _{IN_UVLO}	Under-voltage lockout threshold	V _{IN} falling		1.6		V
/IN_HYS	VIN UVLO hysteresis			65		mV
I.	Quiescent current into VIN pin	IC enabled, No load, No switching V_{IN} = 1.8 V to 5.5 V, V_{FB} = V_{REF} + 0.1 V, T_J up to 125°C	13	20	25	μА
Q	Quiescent current into VOUT pin	IC enabled, No load, No switching V_{OUT} = 2.2 V to 5.5 V, V_{FB} = V_{REF} + 0.1 V, T_J up to 125°C		5.3	9	μA
SD	Shutdown current into VIN and SW pin	IC disabled, V _{IN} = V _{SW} = 3.6 V, T _J = 25°C		0.1	0.2	μΑ
OUTPUT						
/ _{OUT}	Output voltage setting range		2.2		5.5	V
V _{OUT} (fixed 5V)	Fixed output voltage	FB connected to VIN VIN < VOUT, PWM mode	4.93	5	5.07	V
V_{REF}	Reference voltage at the FB pin	PWM mode	591	600	609	mV
V _{REF}	Reference voltage at the FB pin	PFM mode		606		mV
V _{OVP}	Output over-voltage protection threshold	V _{OUT} rising	5.5	5.75	6.0	V
V _{OVP_HYS}	Over-voltage protection hysteresis			0.11		V
FB_LKG	Leakage current at FB pin	T _J = 25°C		4	25	nA
FB_LKG	Leakage current at FB pin	T _J = 125°C		5	30	nA
VOUT_LKG	Leakage current into VOUT pin	IC disabled, V _{IN} = 0 V, V _{SW} = 0 V, V _{OUT} = 5.5 V, T _J = 25°C		0.2	0.5	μA
t _{ss}	Soft startup time	Internal SS ramp time		0.86		ms
POWER SWITC	H					
R _{DS(on)}	High-side MOSFET on resistance	V _{OUT} = 5.0 V		46		mΩ
R _{DS(on)}	Low-side MOSFET on resistance	V _{OUT} = 5.0 V		25		mΩ
fsw	Switching frequency	V _{IN} = 3.6 V, V _{OUT} = 5.0 V, PWM mode	2.0	2.4	2.8	MHz
ON_min	Minimum on time		20	48	65	ns
OFF_min	Minimum off time			35	70	ns
LIM_SW	Valley current limit	V _{IN} = 3.6 V, V _{OUT} = 5.0 V TPS61033	4.7	5.5	6.1	Α
I _{LIM_SW}	Valley current limit	V _{IN} = 3.6 V, V _{OUT} = 5.0 V TPS610333	1.55	1.85	2.25	Α
REVERSE	Reverse current limit (MODE=1)	V _{IN} = 3.6 V, V _{OUT} = 5.0 V; MODE = 1		-1.4		Α
I _{LIM_CHG}	Pre-charge current	V _{IN} = 1.8 - 5.5 V, V _{OUT} < 0.4 V		330		mA
LIM_CHG_max	Maximum pre-charge current	V _{IN} = 2.4 V, V _{OUT} > 0.4 V ; TPS610333	,	800	1100	mA
LOGIC INTERF	ACE		,	,	'	
V _{EN_H}	EN logic high threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V			1.2	V
V _{EN_L}	EN logic low threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V	0.4	,		V
V _{MODE_H}	MODE Logic high threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V			1.2	V
V _{MODE_L}	MODE Logic Low threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V	0.4	,		V
n	EN pins internal pull-down resistor			10		МΩ
DOWN				1		МΩ
	MODE pins internal pull-down resistor					
R _{DOWN}	1			,		
R _{DOWN} POWER GOOD	1	% of VOUT setting	105	107	110	%
R _{DOWN} POWER GOOD PGD _{OV}		% of VOUT setting % of VOUT setting	105 91	107 93	110 95	%
R _{DOWN} R _{DOWN} POWER GOOD PGD _{OV} PGD _{UV} PGD _{HYST}	PGOOD upper threshold					
R _{DOWN} POWER GOOD PGD _{OV} PGD _{UV}	PGOOD upper threshold PGOOD lower threshold	% of VOUT setting		93		%

English Data Sheet: SLVSGI6




 $T_J = -40$ °C to 125°C, $V_{IN} = 3.6$ V and $V_{OUT} = 5.0$ V. Typical values are at $T_J = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
T _{SD}	Thermal shutdown threshold	T _J rising		170	°C
T _{SD}	Thermal shutdown threshold	T_J falling		155	°C
T _{SD_HYS}	Thermal shutdown hysteresis	T _J falling below T _{SD}		15	°C




7.6 Typical Characteristics

 V_{IN} = 3.6 V, V_{OUT} = 5 V, T_J = 25°C, unless otherwise noted



English Data Sheet: SLVSGI6







図 7-7. Quiescent Current into VIN vs Temperature

図 7-8. Quiescent Current into VOUT vs Temperature






図 7-9. Shutdown Current vs Temperature


図 7-10. PGOOD threshold vs Temperature

8 Detailed Description

8.1 Overview

The TPS61033 is a fully-integrated synchronous boost converter and operates from an input voltage supply range from 1.8 V to 5.5 V with 5.5-A (typical) valley switch current limit. The TPS61033 operates at 2.4-MHz switching frequency. There are two optional modes at light load by configuring the MODE pin: auto PFM mode and forced PWM to balance the efficiency and noise immunity in light load. The TPS61033 consumes an 20-µA quiescent current from VIN at light load condition. During shutdown, the TPS61033 is completely disconnected from the input power and only consumes a 0.1-µA current to achieve long battery life. During PWM operation, the converter uses adaptive constant on-time valley current mode control scheme to achieve excellent line regulation and load regulation and allows the use of a small inductor and ceramic capacitors. Internal loop compensation simplifies the design process while minimizing the number of external components.

8.2 Functional Block Diagram



English Data Sheet: SLVSGI6

8.3 Feature Description

8.3.1 Undervoltage Lockout

The TPS61033 has a built-in undervoltage lockout (UVLO) circuit to ensure the device working properly. When the input voltage is above the UVLO rising threshold of 1.7 V (typical), the TPS61033 can be enabled to boost the output voltage. The device is disabled when the falling voltage at the VIN pin trips the UVLO falling threshold, which is 1.6 V (typical). A hysteresis of 100 mV (typical) is added so that the device cannot be enabled again until the input voltage exceeds 1.7 V (typical). This function is implemented to prevent the device from malfunctioning when the input voltage is between UVLO rising and falling threshold.

8.3.2 Enable and Soft Start

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS61033 is enabled and starts up. To minimize the inrush current during start up, the TPS61033 has a soft start up function. At the beginning, the TPS61033 enters pre-charge phase and charges the output capacitors with a current of approximately 330 mA when the output voltage is below 0.4 V. When the output voltage is charged above 0.4 V, the output current is changed to having output current capability to drive the $2-\Omega$ resistance load. To minimize the inrush current further, the TPS610333 has a maximum pre-charge current of 900 mA(typical). After the output voltage reaches the input voltage, the TPS61033 starts switching, and the reference voltage ramps up a 0.8 mV/µs. When the voltage at the EN pin is below 0.4 V, the internal enable comparator turns the device into shutdown mode. In the shutdown mode, the device is entirely turned off. The output is disconnected from input power supply.

8.3.3 Setting the Output Voltage

There are two ways to set the output voltage of the TPS61033: adjustable or fixed. If the FB is connected to VIN, the TPS61033 works as a fixed 5.0-V output voltage version, the TPS61033 uses the internal resistor divider.

The output voltage is also can be set by an external resistor divider (R1, R2 in \boxtimes 9-1). When the output voltage is regulated, the typical voltage at the FB pin is V_{REF} . Thus the resistor divider is determined by \npreceq 5.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
 (1)

where

- V_{OUT} is the regulated output voltage
- · V_{REF} is the internal reference voltage at the FB pin

TPS610333 can only support fixed 5.0-V output voltage, so FB should be connected with VIN rather than external resistor divider.

8.3.4 Current Limit Operation

The TPS61033 uses a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

When the load current is increased such that the inductor current is above the current limit within the whole switching cycle time, the off-time is increased to allow the inductor current to decrease to this threshold before the next on-time begins (so called frequency foldback mechanism). When the current limit is reached, the output voltage decreases during further load increase.

The maximum continuous output current $(I_{OUT(LC)})$, before entering current limit (CL) operation, can be defined by ± 2 .

$$I_{OUT(CL)} = (1 - D) \times \left(I_{LIM} + \frac{1}{2}\Delta I_{L(P-P)}\right)$$
(2)

where



- D is the duty cycle
- $\Delta I_{L(P-P)}$ is the inductor ripple current

The duty cycle can be estimated by ± 3 .

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}}$$
(3)

where

- V_{OUT} is the output voltage of the boost converter
- V_{IN} is the input voltage of the boost converter η is the efficiency of the converter, use 90% for most applications

The peak-to-peak inductor ripple current is calculated by ₹ 4.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \tag{4}$$

where

- · L is the inductance value of the inductor
- f_{SW} is the switching frequency
- D is the duty cycle
- V_{IN} is the input voltage of the boost converter

8.3.5 Pass-Through Operation

When the input voltage is higher than the setting output voltage, the output voltage is higher than the target regulation voltage, the device works in pass-through mode. When the output voltage is 101% of the setting target voltage, the TPS61033 stops switching and fully turns on the high-side PMOS FET. The output voltage is the input voltage minus the voltage drop across the DCR of the inductor and the $R_{DS(on)}$ of the PMOS FET. When the output voltage drops below the 97% of the setting target voltage as the input voltage declines or the load current increases, the TPS61033 resumes switching again to regulate the output voltage.

8.3.6 Power Good Indicator

The TPS61033 integrates a power good indicator to simplify sequencing and supervision. The power-good output consists of an open-drain NMOS, requiring an external pullup resistor connect to a suitable voltage supply. The PG pin goes high with a typical 1.3 ms delay time after VOUT is between 93% (typical) and 107% (typical) of the target output voltage. When the output voltage is out of the target output voltage window, the PG pin immediately goes low with a 33 µs deglitch filter delay. This deglitch filter also prevents any false pulldown of the PGOOD due to transients. When EN is pulled low, the PG pin is also forced low with a 33 µs deglitch filter delay. If not used, the PG pin can be left floating or connected to GND.

8.3.7 Implement Output Discharge by PG function

The purpose of the output discharge function is to ensure a defined down-ramp of the output voltage and to let the output voltage close to 0 V quickly when the device is being disabled. TPS61033 can implement output discharge function by PG function that requires a R_{Dummy} resistor connected between PG pin and Vout pin. PG is an open drain NMOS architecture with up to 50 mA current capability, the PG pin becomes logic high when the output voltage reaches the target value, so the dummy load resistor doesn't lead any power loss during normal operation. When the EN pin gets low, the TPS61033 is disabled and meanwhile the PG pin gets low with a typical 33 μ s glitch time (t_{glitch}). With PG pin keeps low, the R_{Dummy} works as a dummy load to discharge output voltage. Changing R_{Dummy} can adjust the output discharge rate.




図 8-1. Implement Output Discharge by PG function

8.3.8 Overvoltage Protection

The TPS61033 has an output overvoltage protection (OVP) to protect the device if the external feedback resistor divider is wrongly populated. When the output voltage is above 5.75 V typically, the device stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the device resumes operating again.

8.3.9 Output Short-to-Ground Protection

The TPS61033 starts to limit the output current when the output voltage is below 1.8 V. The lower the output voltage reaches, the smaller the output current is. When the VOUT pin is short to ground, and the output voltage becomes less than 0.4 V, the output current is limited to approximately 330 mA. Once the short circuit is released, the TPS61033 goes through the soft start-up again to the regulated output voltage.

8.3.10 Thermal Shutdown

The TPS61033 goes into thermal shutdown once the junction temperature exceeds 170°C. When the junction temperature drops below the thermal shutdown recovery temperature, typically 155°C, the device starts operating again.

8.4 Device Functional Modes

TPS61033 has two optional modes in light load by configuring the MODE pin: auto PFM mode and forced PWM to balance the efficiency and noise immunity in light load.

8.4.1 PWM Mode

The TPS61033 uses a quasi-constant 2.4-MHz frequency pulse width modulation (PWM) at moderate to heavy load current. Based on the input voltage to output voltage ratio, a circuit predicts the required on-time. At the beginning of the switching cycle, the NMOS switching FET. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on-time expires, the main switch NMOS FET is turned off, and the rectifier PMOS FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supply the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits the valley current threshold determined by the output of the error amplifier, the next switching cycle starts again.

The TPS61033 has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

8.4.2 Power-Save Mode

The TPS61033 integrates a power-save mode with PFM to improve efficiency at light load. When the load current decreases, the inductor valley current set by the output of the error amplifier no longer regulates the output voltage. When the inductor valley current hits the low limit, the output voltage exceeds the setting voltage as the load current decreases further. When the FB voltage hits the PFM reference voltage, the TPS61033 goes into the power-save mode. In the power-save mode, when the FB voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time of the internal comparator — then it stops switching. The load is supplied by the output capacitor, and the output voltage declines. When the FB voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage.

Product Folder Links: TPS61033 TPS610333






図 8-2. Output Voltage in PWM Mode and PFM Mode

9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The TPS61033 is a synchronous boost converter designed to operate from an input voltage supply range between 1.8 V and 5.5 V with a 5.5-A (typical) valley switch current limit. The TPS61033 typically operates at a quasi-constant 2.4-MHz frequency PWM at moderate-to-heavy load currents. At light load currents, the TPS61033 converter operates in power-save mode with PFM to achieve high efficiency over the entire load current range.

9.2 Typical Application

The TPS61033 provides a power supply solution for portable devices powered by batteries. With 5.5-A (typical) switch current capability, the TPS61033 can output 5 V and 2 A from a single-cell Li-ion battery.




図 9-1. Li-ion Battery to 5-V Boost Converter

9.2.1 Design Requirements

The design parameters are listed in 表 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES
Input voltage	3.0 V to 4.35 V
Output voltage	5 V
Output current	2.0 A

9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in \boxtimes 9-1). When the output voltage is regulated, the typical voltage at the FB pin is V_{REF} . Thus the resistor divider is determined by \npreceq 5.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
 (5)

where

- V_{OUT} is the regulated output voltage
- · V_{REF} is the internal reference voltage at the FB pin

For the best accuracy, keep R2 smaller than 300 k Ω to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing the R2 towards a higher value reduces the quiescent current for achieving highest efficiency at low load currents.

9.2.2.2 Inductor Selection

Because the selection of the inductor affects steady-state operation, transient behavior, and loop stability. The inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The TPS61033 is designed to work with inductor values between 0.37 μ H and 2.9 μ H. Follow $\stackrel{<}{\not\sim}$ 6 to $\stackrel{<}{\not\sim}$ 8 to calculate the inductor peak current for the application. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margins, choose the inductor value with -30% tolerances, and low power-conversion efficiency for the calculation.

In a boost regulator, the inductor dc current can be calculated by \pm 6.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(6)

where

- V_{OUT} is the output voltage of the boost converter
- I_{OUT} is the output current of the boost converter
- V_{IN} is the input voltage of the boost converter
- η is the power conversion efficiency, use 90% for most applications

The inductor ripple current is calculated by ± 7 .

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \tag{7}$$

where

- D is the duty cycle, which can be calculated by 式 3
- · L is the inductance value of the inductor
- f_{SW} is the switching frequency
- V_{IN} is the input voltage of the boost converter

Therefore, the inductor peak current is calculated by ± 8 .

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
 (8)

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. The

saturation current of the inductor must be higher than the calculated peak inductor current. 表 9-2 lists the recommended inductors for the TPS61033.

表 9-2. Recommended Inductors for the TPS61033

PART NUMBER ⁽¹⁾	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	SIZE (LxWxH)	VENDOR
XGL4020-471MEC	0.47	5.1	6.1	4 x 4 x 2.1	Coilcraft
XGL4020-102MEC	1	9.0	3.8	4 x 4 x 2.1	Coilcraft

(1) See Third-party Products disclaimer

9.2.2.3 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by $\gtrsim 9$.

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}}$$
(9)

where

- D_{MAX} is the maximum switching duty cycle
- V_{RIPPLE} is the peak-to-peak output ripple voltage
- I_{OUT} is the maximum output current
- · f_{SW} is the switching frequency

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by 式 10.

$$V_{RIPPLE(ESR)} = I_{L(P)} \times R_{ESR}$$
(10)

Take care when evaluating the derating of a ceramic capacitor under dc bias voltage, aging, and ac signal. For example, the dc bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.


TI recommends using the X5R or X7R ceramic output capacitor in the range of 4-µF to 1000-µF effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

9.2.2.4 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are excellent choices for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10-µF input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or even damage the part. In this circumstance, place additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between ceramic input capacitor and the power source to reduce ringing that can occur between the inductance of the power source leads and ceramic input capacitor.




9.2.3 Application Curves



English Data Sheet: SLVSGI6





9.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 1.8 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100 μ F. Output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS61033.

9.4 Layout

9.4.1 Layout Guidelines


As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator suffers from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor not only must be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

For better thermal performance, TI suggest to make copper polygon connected with each pin bigger.



9.4.2 Layout Example



Blue line represents trace on bottom layer

図 9-12. Layout Example

9.4.3 Thermal Considerations

Restrict the maximum IC junction temperature to 125° C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using \pm 11.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta,JA}} \tag{11}$$

where

- T_A is the maximum ambient temperature for the application
- R_{θJA} is the junction-to-ambient thermal resistance given in セクション 9.4.3

The TPS61033 comes in a SOT583 package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout. Using larger and thicker PCB copper for the power pads (GND, SW, and VOUT) to enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



10 Device and Documentation Support

10.1 Device Support

10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SLVSGI6

www.ti.com 27-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS610333DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	0333	Samples
TPS61033DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	033	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com 27-Sep-2023



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated