

# TPS7A44 パワー・グッドと選択可能な中間出力レールを備えた 50mA、65V、低 IQ、低ドロップアウトのリニア電圧レギュレータ

### 1 特長

入力電圧:4V~65V

広い出力 (OUT) 電圧範囲:

- 可変:1.24V~14.5V

固定:1.25V~5.0V

選択可能な中間出力 (MID\_OUT):

- 10V, 12V, 15V

• 最大出力電流:

- 50mA (OUT と MID OUT の合計)

温度範囲全体で 1% の精度

きわめて低い Io:5.5µA

高精度のイネーブル

パワー・グッド (PG) 出力 (オープン・ドレイン)

• サーマル・シャットダウン機能と過電流保護機能

動作時の接合部温度:-40℃~+125℃

パッケージ:HVSSOP-10 (R<sub>0JA</sub> = 53.7°C/W)

### 2 アプリケーション

• コードレス電動工具

DC モータおよびファン

プログラマブル・ロジック・コントローラ (PLC)

• フィールド・トランスミッタとプロセス・センサ

煙感知器と熱感知器

EV 充電インフラ

バッテリ・パック

### IN OUT ΕN NC I TPS7A44 MID OUT MVSEL1 C<sub>MID</sub> OUT MVSEL2

代表的なアプリケーション回路

- GND

#### 3 概要

TPS7A44 低ドロップアウト (LDO) リニア電圧レギュレータ は、4V~65Vの入力電圧と、非常に低い静止電流が特 長です。

このデバイスは幅広い入力電圧 (例:15s バッテリ、24V~ 48V ライン電源) に対応しており、最大 85V のライン過渡 電圧に耐えます。

これらの特長は、ますます厳しくなるエネルギー要件を最 新のアプリケーションが満たし、携帯型電源ソリューション のバッテリ駆動時間を伸ばすのに役立ちます。

TPS7A44 は、出力 (OUT) が固定と可変の両方のバージ ョンで提供しており、1.24V~14.5V の電圧を 1% の精度 でレギュレートできます。本デバイスは、MVSEL ピンを使 って 10V、12V、15V に設定でき、ディスクリート・レギュレ ータの代わりにゲート・ドライバにバイアスを印加する目的 で使える第2の中間出力 (MID\_OUT) も備えています。


TPS7A44 は、入力に接続した抵抗分圧器を使って、固 定の正確なスレッショルド電圧で LDO を有効または無効 にするのに便利な高精度イネーブル入力を備えていま

パワー・グッド出力 (PG) を使うと、フィードバック・ピンの電 圧を監視して出力電圧のステータスを表示できます。EN 入力および PG 出力を使用して、システムの複数の電源 をシーケンシングできます。

#### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS7A44	HVSSOP (10)	3.00mm × 3.00mm

提供されているすべてのパッケージについては、データシートの 末尾にあるパッケージ・オプションについての付録を参照してくだ さい。



ライン過渡 (V<sub>MID OUT</sub> = 12V、V<sub>OUT</sub> = 3.3V、I<sub>OUT</sub> = 50mA)



### **Table of Contents**


1 特長	1	8 Application and Implementation	21
2 アプリケーション		8.1 Application Information	<mark>21</mark>
3 概要		8.2 Typical Application	23
4 Revision History		9 Power Supply Recommendations	25
5 Pin Configuration and Functions		10 Layout	25
6 Specifications		10.1 Layout Guidelines	25
6.1 Absolute Maximum Ratings		10.2 Layout Examples	26
6.2 ESD Ratings		11 Device and Documentation Support	27
6.3 Recommended Operating Conditions		11.1 Device Support	<mark>27</mark>
6.4 Thermal Information		11.2 Documentation Support	<mark>27</mark>
6.5 Electrical Characteristics		11.3 Receiving Notification of Documentation Up	dates 27
6.6 Typical Characteristics		<b>11.4</b> サポート・リソース	<mark>27</mark>
7 Detailed Description		11.5 Trademarks	<mark>27</mark>
7.1 Overview		11.6 Electrostatic Discharge Caution	<mark>27</mark>
7.2 Functional Block Diagrams		11.7 Glossary	28
7.3 Feature Description		12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes		Information	28

**4 Revision History** 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
November 2021	*	Initial Release



## **5 Pin Configuration and Functions**








図 5-2. DGQ Package (Fixed), 10-Pin HVSSOP (Top View)

表 5-1. Pin Functions

	PIN					
NAME	DGQ (Adjustable)	DGQ (Fixed)	TYPE	DESCRIPTION		
EN	6	6	Input	Precision enable pin. Driving this pin higher than $V_{\text{EN(HI)}}$ enables the device. Driving this pin lower than $V_{\text{EN(LOW)}}$ disables the device. This pin can be left floating to enable the device because the device features an internal pullup current source. If this pin is tied to the IN pin then the input voltage must not exceed 18 V; see the <i>Recommended Operating Conditions</i> table.		
FB	2	_	Input	Feedback pin. Input to the control-loop error amplifier for the (OUT) output. This pin is used to set the output voltage of the device with the use of external resistors. For adjustable-voltage version devices only. This pin must not be left floating.		
GND	5	5	_	Ground pin.		
IN	10	10	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.		
MID_OUT	8	8	Output	MID output pin. A capacitor is required from MID_OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from MID_OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the MID output capacitor as close to the MID_OUT and GND pins of the device as possible.		
MVSEL1	4	4	Input	MID_OUT voltage-select pin. The MVSEL1 pin and MVSEL2 pin are used to set the MID_OUT voltage; see 表 8-1 for details on how to set the MID_OUT voltage using these pins. Do not float this pin, instead tie this pin to GND if not used to set V <sub>MID_OUT</sub> .		
MVSEL2	7	7	Input	MID_OUT voltage-select pin. The MVSEL2 pin and MVSEL1 pin are used to set the MID_OUT voltage; see 表 8-1 for details on how to set the MID_OUT voltage using these pins. Do not float this pin, instead tie this pin to GND if not used to set V <sub>MID_OUT</sub> .		
NC	9	9	_	No internal connection. This pin must be left floating to observe high voltage clearance between the IN and MID_OUT pins.		
NC	_	2	_	No internal connection. This pin can be left floating or tied to the GND plane to improve thermal performance.		
ОИТ	1	1	Output	Output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible.		



### 表 5-1. Pin Functions (continued)

	PIN					
NAME	DGQ (Adjustable)	DGQ (Fixed)	TYPE	DESCRIPTION		
PG	3	3	Output	Power-good pin. An open-drain output indicates when the output voltage reaches $V_{\text{IT}(PG,RISING)}$ . If not used, this pin can be left floating or tied to the GND plane to improve thermal performance.		
Thermal pad	Pad	Pad	_	Exposed pad of the package. Connect this pad to ground or leave floating. Connect the thermal pad to a large-area GND plane for improved thermal performance.		

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	,	MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	85 <sup>(3)</sup>	
	V <sub>OUT</sub> (adjustable version)	-0.3	$V_{MID} + 0.3^{(4)}$	
Voltage <sup>(2)</sup>	V <sub>OUT</sub> (fixed version)	-0.3	5.5	
	V <sub>MID_OUT</sub>	-0.3	$V_{IN} + 0.3^{(5)}$	
	V <sub>FB</sub>	-0.3	5.5	V
	V <sub>EN</sub>	-0.3	20	
	V <sub>MVSEL1</sub>	-0.3	20	
	V <sub>MVSEL2</sub>	-0.3	20	
	$V_{PG}$	-0.3	20	
Current	Maximum output	Internally lim	А	
Current	Maximum MID output	Internally lim	ited	A
Temperature	Operating junction, T <sub>J</sub>	-50	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages with respect to GND.
- (3) Absolute maximum voltage, withstand 85 V for 200 ms.
- (4) V<sub>MID OUT</sub> + 0.3 V or 20 V (whichever is smaller).
- 5) V<sub>IN</sub> + 0.3 V or 20 V (whichever is smaller).

### 6.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	v

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: TPS7A44



### **6.3 Recommended Operating Conditions**

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	4	65	V
V <sub>MID_OUT</sub>	MID output voltage	10	15	V
V <sub>OUT</sub>	Output voltage (adjustable version)	1.24	V <sub>MID_OUT</sub> – V <sub>DO(OUT)</sub>	V
V <sub>OUT</sub>	Output voltage (fixed version)	1.25	5.5	V
I <sub>OUT</sub>	Output current	0	50 – I <sub>MID_OUT</sub>	mA
I <sub>MID_OUT</sub>	MID rail output current	0	50	mA
V <sub>MVSEL1</sub>	MID voltage select input voltage 1	0	18	V
V <sub>MVSEL2</sub>	MID voltage select input voltage 2	0	18	V
V <sub>EN</sub>	Enable voltage	0	18	V
V <sub>PG</sub> <sup>(1)</sup>	Power-good voltage	0	18	V
C <sub>IN</sub> (2)	Input capacitor		0.1	μF
C <sub>OUT</sub> (2)	Output capacitor	1	2.2 100	μF
C <sub>MID_OUT</sub> (2) (3)	MID output capacitor	3 × C <sub>OUT</sub>		μF
TJ	Operating junction temperature	-40	125	°C

- (1) Select pullup resistor to limit PG pin sink current when PG output is driven low. See the *Power Good* section for details.
- (2) All capacitor values are assumed to derate to 50% of the nominal capacitor value.
- (3) Maintain a 3:1 ratio between  $C_{\text{MID\_OUT}}$  vs  $C_{\text{OUT}}$  for stability.

### **6.4 Thermal Information**

		TPS7A44	
	THERMAL METRIC <sup>(1)</sup>	HVSSOP (DGQ)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	76.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	26.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	26.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 6.5 Electrical Characteristics

specified at  $T_J$  = -40°C to +125°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.5V or 4V, whichever is greater, FB tied to OUT (adjustable version only),  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $V_{IN}$  = 1  $\mu$ F,  $V_{MID\_OUT}$  = 4.7  $\mu$ F, and  $V_{OUT}$  = 1  $\mu$ F (unless otherwise noted); typical values are at  $V_{IJ}$  = 25°C

PAR	AMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
ΔV <sub>OUT</sub>		Adjustable version, V <sub>OUT</sub> =	- V <sub>FB</sub>	1.23	1.24	1.25	V
	Output voltage accuracy	Fixed output version, T <sub>J</sub> =	25°C	-0.5		0.5	0/
ΔV <sub>OUT</sub>	accuracy	Fixed output version		-0.75		0.75	%
$V_{FB}$	Feedback voltage	Adjustable version only			1.24		V
A > /		(V <sub>OUT(nom)</sub> + 1 V or 4 V) ≤	V <sub>IN</sub> ≤ 65 V	-0.05		0.05	0/
$\Delta V_{OUT(\Delta VIN)}$	Line regulation <sup>(1)</sup>	V <sub>MID OUT(nom)</sub> + 1.5 V ≤ V <sub>I</sub>	<sub>N</sub> ≤ 65 V	-0.05		0.05	%
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	1 mA ≤ I <sub>OUT</sub> ≤ 50 mA, I <sub>MID_OUT</sub> = 0 mA		-0.15		0.10	%
			$V_{\text{MVSEL1}} \le V_{\text{MVSEL1(LOW)}},$ $V_{\text{MVSEL2}} \le V_{\text{MVSEL2(LOW)}}$	14.4	15	15.6	
$\Delta V_{MID\_OUT}$	MID output voltage accuracy	V <sub>IN</sub> = V <sub>MID_OUT</sub> + 1.5 V	$ \begin{vmatrix} V_{MVSEL1} \leq V_{MVSEL1(LOW)} \\ \text{or } V_{MVSEL1} \geq \\ V_{MVSEL1(HIGH)}, \\ V_{MVSEL2} \geq V_{MVSEL2(HIGH)} \end{vmatrix} $	11.5	12	12.5	V
			$V_{\text{MVSEL1}} \ge V_{\text{MVSEL1(HIGH)}},$ $V_{\text{MVSEL2}} \le V_{\text{MVSEL2(LOW)}}$	9.6	10	10.4	
$\Delta V_{MID\_OUT(\Delta VIN)}$	Line regulation of MID output <sup>(1)</sup>	$(V_{MID\_OUT(nom)}) + 1.5 V \le V_{MID\_OUT} = 1 \text{ mA}, I_{OUT} = 0$	/ <sub>IN</sub> ≤ 65 V, mA	-0.1		0.1	%
ΔV <sub>MID_OUT(Δ</sub> OUT)	Load regulation of MID output	$-$ 1 mA $\leq$ I <sub>MID_OUT</sub> $\leq$ 50 mA $V_{IN} = V_{MID_OUT} + 1.5 V$ $I_{OUT} = 0 mA$		-0.2		0.1	%
V <sub>DO(OUT)</sub>	Dropout voltage of V <sub>IN</sub> to V <sub>OUT</sub> (2)	I <sub>OUT</sub> = 50 mA				800	mV
V <sub>DO(OUT)</sub>	Dropout voltage of V <sub>MID_OUT</sub> to V <sub>OUT</sub> (2)	I <sub>OUT</sub> = 50 mA				200	mV
$V_{DO(MID\_OUT)}$	Dropout voltage of V <sub>IN</sub> to V <sub>MID_OUT</sub> (3)	I <sub>MID_OUT</sub> = 50 mA				600	mV
CL(OUT)	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$		100	125	145	mA
CL(MID_OUT)	MID output current limit	$V_{OUT} = 0.9 \times V_{MID\_OUT(nor}$ $V_{IN} = V_{MID\_OUT} + 1.5 V$	n),	118	145	165	mA
		I <sub>OUT</sub> = I <sub>MID OUT</sub> = 0 mA,	T <sub>J</sub> = 25°C		5.5	7	
GND	Ground pin current	$V_{IN} = V_{MID\_OUT} + 1.5 V$	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			9	μA
GND	Organia pin gamani	I <sub>OUT</sub> = 50 mA, V <sub>IN</sub> = V <sub>MID_OUT</sub> + 1.5 V			185		μ
		$V_{EN} \le V_{EN(LOW)}$ ,	$T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		710	1600	nA
SHUTDOWN	Shutdown current	$V_{IN} = V_{MID\_OUT(nom)} + 1.5$ $V_{IOUT} = I_{MID\_OUT} = 0 \text{ mA}$	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			2100	nA
		V <sub>EN</sub> ≤ V <sub>EN(LOW)</sub> ,	T <sub>J</sub> = -40°C to +85°C		710	1900	
SHUTDOWN	Shutdown current	$V_{IN}$ =65 $V$ $I_{OUT}$ = $I_{MID\_OUT}$ = 0 mA	T <sub>J</sub> = -40°C to +125°C			2500	nA
FB	FB pin current				10		nA
MVSEL1	MVSEL1 pin current	V <sub>MVSEL1</sub> = 18 V			10		nA
MVSEL2	MVSEL2 pin current	V <sub>MVSEL2</sub> = 18 V			10		nA
EN	EN pin current	V <sub>EN</sub> = 18 V			10		nA
MVSEL1(HIGH)	MVSEL1 pin high- level input voltage			0.9			V
V <sub>MVSEL1(LOW)</sub>	MVSEL1 pin low- level input voltage					0.3	V



### **6.5 Electrical Characteristics (continued)**

specified at T<sub>J</sub> = -40°C to +125°C, V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1.5V or 4V, whichever is greater, FB tied to OUT (adjustable version only), I<sub>OUT</sub> = 1 mA, I<sub>MID\_OUT</sub> = 0mA, V<sub>EN</sub> = 2 V, V<sub>MVSEL1</sub> = 0.9 V, V<sub>MVSEL2</sub> = 0.9 V, C<sub>IN</sub> = 1  $\mu$ F, C<sub>MID\_OUT</sub> = 4.7  $\mu$ F, and C<sub>OUT</sub> = 1  $\mu$ F (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>MVSEL2(HIGH)</sub>	MVSEL2 pin high- level input voltage		0.9			V	
V <sub>MVSEL2(LOW)</sub>	MVSEL2 pin low- level input voltage					0.3	V
V <sub>EN(HI)</sub>	Enable rising threshold	Device enabled		1.15	1.24	1.35	V
V <sub>EN(LOW)</sub>	Enable falling threshold	Device disabled		1.11	1.19	1.28	V
V <sub>EN(HYST)</sub>	Enable pin hysteresis				50		mV
V <sub>IT(PG,RISING)</sub>	PG pin threshold rising	$R_{PULLUP} = 10 \text{ k}\Omega, V_{OU}$ $V_{IN} \ge V_{UVLO(RISING)}$	$R_{PULLUP}$ = 10 kΩ, $V_{OUT}$ rising, $V_{IN} \ge V_{UVLO(RISING)}$			96.5	
V <sub>HYS(PG)</sub>	PG pin hysteresis	$R_{PULLUP} = 10 \text{ k}\Omega, V_{OU}$ $V_{IN} \ge V_{UVLO(RISING)}$	<sub>T</sub> falling,		3		%V <sub>OUT</sub>
V <sub>IT(PG,FALLING)</sub>	PG pin threshold falling	$R_{PULLUP} = 10 \text{ k}\Omega, V_{OU}$ $V_{IN} \ge V_{UVLO(RISING)}$	R <sub>PULLUP</sub> = 10 kΩ, V <sub>OUT</sub> falling, V <sub>IN</sub> ≥ V <sub>UVLO(RISING)</sub>		90	94.5	
V <sub>OL(PG)</sub>	PG pin low level output voltage	V <sub>OUT</sub> < V <sub>IT(PG,FALLING)</sub> ,	V <sub>OUT</sub> < V <sub>IT(PG,FALLING)</sub> , I <sub>PG-SINK</sub> = 500 μA			0.4	V
I <sub>LKG(PG)</sub>	PG pin leakage current	V <sub>OUT</sub> > V <sub>IT(PG,RISING)</sub> , V	V <sub>OUT</sub> > V <sub>IT(PG,RISING)</sub> , V <sub>PG</sub> = 18 V		5	130	nA
			f = 10 Hz		76		
DCDD	Power-supply	- 20 m	f = 100 Hz		67		
PSRR <sub>(OUT)</sub>	rejection ratio of OUT rail	I <sub>OUT</sub> = 20 mA	f = 1 kHz		82		
			f = 100 kHz		73		
			f = 10 Hz		61		dB
DODD	Power-supply	00	f = 100 Hz		64		
PSRR <sub>(MID_OUT)</sub>	rejection ratio of MID_OUT rail	I <sub>MID_OUT</sub> = 20 mA	f = 1 kHz		55		-
			f = 100 kHz		47		
V <sub>n</sub>	Output noise voltage	BW = 10 Hz to 100 kHz, V <sub>OUT</sub> = 1.24 V			124		$\mu V_{RMS}$
T <sub>SD(shutdown)</sub>	Thermal shutdown temperature	Shutdown, temperatur	Shutdown, temperature increasing		170		°C

<sup>(1)</sup> Line regulation from Input of the LDO to the final output of the LDO.


<sup>(2)</sup> V<sub>DO</sub> is measured with V<sub>IN</sub> = 0.95 × V<sub>OUT(nom)</sub> for fixed output voltage versions. V<sub>DO</sub> is not measured for fixed output voltage versions when V<sub>OUT</sub> ≤ 3.1 V. For the adjustable output device, V<sub>DO</sub> is measured with V<sub>FB</sub> = 0.95 × V<sub>FB(nom)</sub>.

<sup>(3)</sup>  $V_{DO(MID\_OUT)}$  is measured with  $V_{IN} = 0.95 \times V_{MID\_OUT(nom)}$  for Mid output voltages.




### 6.6 Typical Characteristics

at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID\_OUT}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F, and  $V_{IN}$  =  $V_{MID\_OUT}$  + 1.5 V (unless otherwise noted); typical values are at  $T_J$  = 25°C






at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID\_OUT}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F, and  $V_{IN}$  =  $V_{MID\_OUT}$  + 1.5 V (unless otherwise noted); typical values are at  $T_J$  = 25°C





at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID\_OUT}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F, and  $V_{IN}$  =  $V_{MID\_OUT}$  + 1.5 V (unless otherwise noted); typical values are at  $T_J$  = 25°C



Submit Document Feedback


図 6-17. Line Transient


Copyright © 2022 Texas Instruments Incorporated

図 6-18. Line Transient




at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID~OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID~OUT} = 4.7 \mu F$ ,  $C_{OUT} = 1 \mu F$ , and  $V_{IN} = V_{MID~OUT} + 1.5 V$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}C$ 






### 図 6-19. Line Transient




 $V_{IN}$  = 15 V to 65 V,  $V_{IN}$  ramp rate = 10 V/ $\mu$ s,  $V_{OUT}$  = 3.3 V,  $I_{OUT} = 1 \text{ mA}$ 

#### 図 6-21. Line Transient




 $V_{IN}$  = 4 V to 65 V,  $V_{IN}$  ramp rate = 1 V/ $\mu$ s,  $V_{OUT}$  = 3.3 V,  $I_{OUT} = 1 \text{ mA}$ 

### 図 6-23. Line Transient (V<sub>MID\_OUT</sub> in Dropout)




 $V_{IN}$  = 15 V to 65 V,  $V_{IN}$  ramp rate = 5 V/ $\mu$ s,  $V_{OUT}$  = 3.3 V,  $I_{OUT} = 1 \text{ mA}$ 

#### 図 6-20. Line Transient



 $V_{IN}$  = 15 V to 65 V,  $V_{IN}$  ramp rate = 10 V/ $\mu$ s,  $V_{OUT}$  = 3.3 V,  $I_{OUT} = 1 \text{ mA}$ 

#### 図 6-22. Line Transient



 $V_{IN}$  = 4 V to 65 V,  $V_{IN}$  ramp rate = 5 V/ $\mu$ s,  $V_{OUT}$  = 3.3 V,  $I_{OUT} = 1 \text{ mA}$ 


### ☑ 6-24. Line Transient (V<sub>MID\_OUT</sub> in Dropout)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID\_OUT}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F, and  $V_{IN}$  =  $V_{MID\_OUT}$  + 1.5 V (unless otherwise noted); typical values are at  $T_J$  = 25°C



Submit Document Feedback

 $V_{IN}$  = 65 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 1 mA to 50 mA to 1 mA,

 $I_{OUT}$  slew rate = 1 A/ $\mu$ s

図 6-29. Load Transient

Copyright © 2022 Texas Instruments Incorporated


 $V_{IN}$  = 65 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 1 mA to 50 mA to 1 mA,

 $I_{OUT}$  slew rate = 1 A/ $\mu$ s

図 6-30. Load Transient (Rising Edge)




at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID\_OUT}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F, and  $V_{IN}$  =  $V_{MID\_OUT}$  + 1.5 V (unless otherwise noted); typical values are at  $T_J$  = 25°C




 $V_{IN}$  = 65 V,  $V_{MID\_OUT}$  = 12 V,  $I_{MID\_OUT}$  = 0 mA to 50 mA to 0 mA,  $I_{MID\_OUT}$  slew rate = 1 A/ $\mu$ s,  $I_{OUT}$  = 0 mA

#### 図 6-31. Load Transient (MID\_OUT)




 $V_{IN}$  = 65 V,  $V_{MID\_OUT}$  = 12 V,  $I_{MID\_OUT}$  = 1 mA to 50 mA to 1 mA,  $I_{MID\_OUT}$  slew rate = 1 A/µs,  $I_{OUT}$  = 0 mA

#### 図 6-33. Load Transient (MID\_OUT)




 $V_{IN}$  = 13 V,  $V_{OUT}$  = 3.3 V,  $V_{RMS}$  bandwidth = 10 Hz to 100 kHz

図 6-35. Spectral Noise Density vs Frequency and IOUT




 $V_{IN}$  = 65 V,  $V_{OUT}$  = 3.3 V,  $I_{MID\_OUT}$  = 0 mA to 50 mA to 0 mA,  $I_{MID\_OUT}$  slew rate = 1 A/ $\mu$ s,  $I_{OUT}$  = 0 mA

#### 図 6-32. Load Transient (MID\_OUT)



 $V_{IN}$  = 65 V,  $V_{OUT}$  = 3.3 V,  $I_{MID\_OUT}$  = 1 mA to 50 mA to 1 mA,  $I_{MID\_OUT}$  slew rate = 1 A/ $\mu$ s,  $I_{OUT}$  = 0 mA

#### 図 6-34. Load Transient (MID\_OUT)




 $V_{IN}$  = 13 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 20 mA,  $V_{RMS}$  bandwidth = 10 Hz to 100 kHz

図 6-36. Spectral Noise Density vs Frequency and COUT



at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $I_{MID\_OUT}$  = 0 mA,  $V_{EN}$  = 2 V,  $V_{MVSEL1}$  = 0.9 V,  $V_{MVSEL2}$  = 0.9 V,  $C_{IN}$  = 1  $\mu$ F,  $C_{MID\_OUT}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F, and  $V_{IN}$  =  $V_{MID\_OUT}$  + 1.5 V (unless otherwise noted); typical values are at  $T_J$  = 25°C



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



### 7 Detailed Description

#### 7.1 Overview

The TPS7A44 is a 65-V, low quiescent current, low-dropout (LDO) linear regulator. The very low  $I_Q$  performance makes the device an excellent choice for battery-powered or line-power applications that are expected to meet increasingly stringent standby-power standards.

The high accuracy over temperature and power-good indication make this device an excellent choice for meeting a broad range of microcontroller power requirements. The device features a selectable MID\_OUT voltage pin to provide a secondary voltage to serve as a bias rail for gate drivers.

For increased robustness, the TPS7A44 also incorporates precision enable, output current limit, active discharge, and thermal shutdown protection. The operating junction temperature for this device is  $-40^{\circ}$ C to  $+125^{\circ}$ C.

### 7.2 Functional Block Diagrams




図 7-1. Adjustable Version






図 7-2. Fixed Version

#### 7.3 Feature Description

#### 7.3.1 MID OUT Voltage Selection

The TPS7A44 features a MID\_OUT voltage pin that provides a secondary output voltage supply in addition to the OUT pin, which is the main output voltage supply. The MID\_OUT voltage can be set using the MVSEL1 and MVSEL2 pins; see the MID\_OUT Voltage Setting section for more details.

#### 7.3.2 Precision Enable

The TPS7A44 features a precision enable circuit. The enable pin (EN) is active high; thus, enable the device by forcing the voltage of the enable pin to exceed the  $V_{EN(HI)}$  voltage; see the *Electrical Characteristics* table. Turn off the device by forcing the voltage of the enable pin to drop below the  $V_{EN(LOW)}$  voltage; see the *Electrical Characteristics* table. This device has an internal pullup resistor to the IN pin that enables the device when the EN pin is left floating.

If this pin is tied to the IN pin, the input voltage must not exceed 18 V; see the *Recommended Operating Conditions* table.



As shown in Z 7-3, an external resistor divider circuit can be used to enable the device using the input voltage.




図 7-3. Enable the Device Using the Input Voltage

The  $V_{EN(HI)}$  (maximum) and  $V_{EN(LOW)}$  (minimum) thresholds along with the application input voltage can be used to set the  $R_1$  to  $R_2$  resistor divider ratio. The values of the  $R_2$  and  $R_1$  resistors can also be optimized to minimize the leakage current through the divider.

#### 7.3.3 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

#### 7.3.4 Current Limit

The device has internal current limit circuits for both MID\_OUT and OUT rails. These circuits protect the regulator during high-current load transient faults or shorting events on either rails. Both current limit circuits are brick-wall schemes with  $I_{CL(MID\_OUT)}$  being higher than  $I_{CL(OUT)}$ ; see the *Electrical Characteristics* table. In a high-current load transient fault, the brick-wall scheme limits the output current to the respective current limit ( $I_{CL(MID\_OUT)}$ ) or  $I_{CL(OUT)}$ ), both of which are listed in the *Electrical Characteristics* table.

When the device is in either current limit, the output voltages are not regulated. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in either current limit, the corresponding pass transistor dissipates power. For instance, when the OUT rail is in current limit, the power dissipation can be calculated as  $[(V_{IN} - V_{OUT}) \times I_{CL(OUT)}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the faulty output current condition continues, the device cycles between current limit and thermal shutdown with approximately a 5-ms time constant. For more information on current limits, see the *Know Your Limits* application report.

Copyright © 2022 Texas Instruments Incorporated



#### 




図 7-4. Current Limit: Brick-Wall Scheme

#### 7.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

When the thermal limit is triggered with the load current near the value of the current limit, the output may oscillate prior to the output switching off.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.



#### 7.3.6 Power Good

The power-good (PG) pin is an open-drain output and can be connected to a regulated supply through an external pullup resistor. The maximum pullup voltage is listed as  $V_{PG}$  in the *Recommended Operating Conditions* table. For the PG pin to have a valid output, the voltage on the IN pin must be greater than 4 V. When  $V_{OUT}$  exceeds  $V_{IT(PG,RISING)}$ , the PG output is high impedance and the PG pin voltage pulls up to the connected regulated supply. When the regulated output falls below  $V_{IT(PG,FALLING)}$ , the open-drain output turns on and pulls the PG output low after a short deglitch time. If output voltage monitoring is not needed, the PG pin can be left floating or connected to ground.

The recommended maximum PG pin sink current ( $I_{PG-SINK}$ ) and the leakage current into the PG pin ( $I_{LKG(PG)}$ ) are listed in the *Electrical Characteristics* table.

The PG pullup voltage ( $V_{PG\_PULLUP}$ ), the desired minimum power-good output voltage ( $V_{PG(MIN)}$ ), and  $I_{LKG(PG)}$  limit the maximum PG pin pullup resistor value ( $R_{PG\_PULLUP}$ ).  $V_{PG\_PULLUP}$ , the PG pin low-level output voltage ( $V_{OL(PG)}$ ), and  $I_{PG\_SINK}$  limit the minimum  $R_{PG\_PULLUP}$ . Maximum and minimum values for  $R_{PG\_PULLUP}$  can be calculated from the following equations:

$$R_{PG PULLUP(MAX)} = (V_{PG PULLUP} - V_{PG(MIN)}) / I_{LKG(PG) MAX}$$
(2)

$$R_{PG PULLUP(MIN)} = (V_{PG PULLUP} - V_{OL(PG)}) / I_{PG-SINK}$$
(3)

For example, if the PG pin is connected to a pullup resistor with a 3.3-V external supply, from the *Electrical Characteristics* table,  $R_{PG\_PULLUP(MAX)}$  is 25 M $\Omega$ . From the *Electrical Characteristics* table,  $R_{PG\_PULLUP(MIN)}$  is 6.6 k $\Omega$ .



#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Mode Comparison

表 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

<b>2.</b>									
OPERATING	PARAMETER								
MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>MID_OUT</sub>	I <sub>OUT</sub>	T <sub>J</sub>				
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V <sub>EN</sub> > V <sub>EN(HI)</sub>	I <sub>MID_OUT</sub> < I <sub>MID_OUT(max)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$				
Dropout operation on MID_OUT	$V_{IN(min)} < V_{IN} < V_{MID\_OUT(nom)} + V_{DO(MID\_OUT)}$	V <sub>EN</sub> > V <sub>EN(HI)</sub>	I <sub>MID_OUT</sub> < I <sub>MID_OUT(max)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$				
Dropout operation on OUT	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO(OUT)}$	V <sub>EN</sub> > V <sub>EN(HI)</sub>	I <sub>MID_OUT</sub> < I <sub>MID_OUT(max)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$				
Disabled (any true condition disables the device)	V <sub>IN</sub> < 4 V	V <sub>EN</sub> < V <sub>EN(LOW)</sub>	Not applicable	Not applicable	$T_J > T_{SD(reset)}$				

#### 7.4.2 Normal Operation

The device regulates to the nominal output voltages when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage on either rails
   (V<sub>MID OUT(nom)</sub> + V<sub>DO(MID OUT)</sub> and V<sub>OUT(nom)</sub> + V<sub>DO(OUT)</sub>)
- The current sourced from either MID\_OUT and OUT is less than the respective current limit specified in the
   Electrical Characteristics table for each rail
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD(shutdown)</sub>)
- The enable voltage has previously exceeded the V<sub>EN(HI)</sub> (maximum) threshold and has not yet decreased to less than the V<sub>EN(LOW)</sub> minimum threshold or V<sub>IN</sub> had exceeded 4 V if the EN pin is left floating

#### 7.4.3 Dropout Operation

Because the TPS7A44 has two output rails (MID\_OUT and OUT), the device can be in either  $V_{DO(MID\_OUT)}$  or  $V_{DO(OUT)}$ , or in both depending on the input voltage level while all other conditions are met for normal operation. When the input voltage drops to lower than  $V_{MID\_OUT(nom)} + V_{DO(MID\_OUT)}$ , the device is in  $V_{DO(MID\_OUT)}$  dropout. During this rail dropout,  $V_{MID\_OUT}$  tracks  $V_{IN}$  and the transient performance of  $V_{MID\_OUT}$  becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. The MID\_OUT rail line or load transients in the  $V_{DO(MID\_OUT)}$  dropout can result in large  $V_{MID\_OUT}$  deviations. When the device is still in  $V_{DO(MID\_OUT)}$  and when  $V_{IN}$  is higher than  $V_{OUT(nom)} + V_{DO(OUT)}$ ,  $V_{OUT}$  is in regulation and is not in  $V_{DO(OUT)}$  dropout. When  $V_{IN}$  drops below  $V_{OUT(nom)} + V_{DO(OUT)}$ ,  $V_{OUT}$  is no longer in regulation and its transient performance becomes significantly degraded.

When the device is in a steady dropout state (when the device is in both  $V_{DO(MID\_OUT)}$  and  $V_{DO(OUT)}$  dropout, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to  $V_{MID\_OUT(nom)} + V_{DO(MID\_OUT)}$  and greater than  $V_{OUT(NOM)} + V_{DO}$ , the output voltage (OUT) can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

#### 7.4.4 Disabled

The outputs of the device can be shutdown by forcing the voltage of the enable pin to less than  $V_{EN(LOW)}$  (minimum); see the *Electrical Characteristics* table. When disabled, the pass transistor is turned off and internal circuits are shutdown.

Product Folder Links: TPS7A44

### 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

#### 8.1.1 MID\_OUT Voltage Setting

The MID\_OUT voltage has three different output voltage levels (10 V, 12 V, and 15 V), as listed in 表 8-1, depending on the MVSEL1 and MVSEL2 pin voltage settings.

 SET V<sub>MVSEL1</sub>
 SET V<sub>MVSEL2</sub>
 MID\_OUT

 V<sub>MVSEL1</sub> ≤ V<sub>MVSEL1</sub>(LOW)
 V<sub>MVSEL2</sub> ≤ V<sub>MVSEL2</sub>(LOW)
 15 V

 V<sub>MVSEL1</sub> ≤ V<sub>MVSEL1</sub>(LOW)
 V<sub>MVSEL2</sub> ≥ V<sub>MVSEL2</sub>(HIGH)
 12 V

 V<sub>MVSEL1</sub> ≥ V<sub>MVSEL1</sub>(HIGH)
 V<sub>MVSEL2</sub> ≥ V<sub>MVSEL2</sub>(LOW)
 10 V

 V<sub>MVSEL1</sub> ≥ V<sub>MVSEL1</sub>(HIGH)
 V<sub>MVSEL2</sub> ≥ V<sub>MVSEL2</sub>(HIGH)
 12 V

表 8-1. MID\_OUT Voltage Setting

For adjustable voltage options of the TPS7A44, and to maintain voltage regulation on the MID\_OUT and OUT pins, the input voltage must be kept  $\geq$  MID\_OUT + V<sub>DO(MID\_OUT)</sub>. Additionally, to maintain regulation on the OUT pin, the MID\_OUT voltage must be set  $\geq$  V<sub>OUT(nom)</sub> + V<sub>DO(OUT)</sub>.

Set the MVSEL1 and MVSEL2 voltages before enabling the device to set the MID\_OUT voltage level; however, the MID\_OUT voltage setting can be changed to a different level after the device had powered up. Do not allow these pins to float, instead tie them both to GND if not used to set  $V_{MID\_OUT}$ . When the device is powered while either of these pins are floating, the MID\_OUT voltage is not set properly and might switch levels and cause damage to the device.

#### 8.1.2 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage.  $V_{OUT}$  is set using the feedback divider resistors,  $R_1$  and  $R_2$ , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (4)

To ignore the FB pin current error term in the  $V_{OUT}$  equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (5)

#### 8.1.3 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

# **TRUMENTS** www.tij.co.jp

#### 8.1.4 Input and Output Capacitor Requirements

An input capacitor is not required for stability except when the device maximum current is sourced from the MID OUT pin. However, adding an input capacitor is always good analog design practice to counteract reactive input sources and improve transient response, input ripple, and PSRR. Starting with the nominal input capacitor value is required if large, fast transient load or line transients are anticipated on the MID OUT pin or if the device is located several inches from the input power source.

A minimum of a 3:1 capacitor ratio between C<sub>MID OUT</sub> and C<sub>OUT</sub> is required for proper operation of the TPS7A44 LDO and a 4.7-µF capacitor can be connected from the MID OUT pin to GND.

A minimum 1-µF output capacitor is required for V<sub>OUT</sub> stability. A maximum 100-µF output capacitor can be used as long as the 3:1 ratio between  $C_{\text{MID OUT}}$  and  $C_{\text{OUT}}$  is maintained.

#### 8.1.5 Power Dissipation (P<sub>D</sub>)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P<sub>D</sub>).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (6)

#### Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature  $(T_A)$  for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (R<sub>B,IA</sub>) of the combined PCB and device package and the temperature of the ambient air  $(T_A)$ .

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{7}$$

Thermal resistance (R<sub>6.IA</sub>) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the Thermal Information table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

#### 8.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The Thermal Information table lists the primary thermal metrics, which are the junction-to-top characterization parameter ( $\psi_{JT}$ ) and junction-to-board characterization parameter ( $\psi_{JB}$ ). These parameters provide two methods for calculating the junction temperature (T<sub>J</sub>), as described in 式 8 and 式 9. Use the junction-to-top characterization parameter (ψ<sub>,IT</sub>) with the temperature at the center-top of device package (T<sub>T</sub>) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ, β) with the PCB surface temperature 1 mm from the device package (T<sub>B</sub>) to calculate the junction temperature.

Product Folder Links: TPS7A44

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{8}$$

### where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{9}$$

#### where:

 T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application report.

### 8.2 Typical Application

This section discusses the implementation of the TPS7A44 in a cordless power tools application. ⊠ 8-1 shows a typical circuit diagram for this application.




図 8-1. Powering Cordless Power Tools

### 8.2.1 Design Requirements

表 8-2 summarizes the design requirements for 図 8-1.

表 8-2. Design Parameters

PARAMETER	DESIGN VALUES				
V <sub>IN</sub>	15 V (min), 65 V (transient max)				
V <sub>OUT</sub>	3.3 V ± 2 %				
V <sub>MVSEL1</sub>	0 V				
V <sub>MVSEL2</sub>	≥ 0.9 V				
V <sub>MID_OUT</sub>	12 V ± 5 %				
I <sub>(IN)</sub> (no load)	< 9 μΑ				
I <sub>OUT</sub> (typical), (max)	20 mA, 50 mA				
I <sub>MID_OUT</sub> (typical), (max)	0 mA , 1 mA				
T <sub>A</sub>	60 °C (max)				



#### 8.2.2 Detailed Design Procedure

A fixed 3.3-V output voltage device is used for this application. The MID\_OUT voltage is set to 12 V by tying the V<sub>MVSEL1</sub> pin to GND and setting V<sub>MVSEL2</sub> to ≥ 0.9 V using the R3 and R4 resistor divider. The value of the R3 and R4 divider ratio must ensure that  $V_{MVSEL2}$  is set to  $\geq 0.9$  V when  $V_{IN} \geq 15$  V. To limit the current burned through this divider to 5 μA, R3 can be calculated using 式 10, and the calculated value then can be rounded to the nearest standard value. When V<sub>IN</sub> goes all the way up to 65 V during a transient, the V<sub>MSEL2</sub> voltage goes up to 3.9 V (which is still lower than maximum recommended value for this pin as specified in the Recommended Operating Conditions table).

$$R3 = (15 V - 0.9 V) / 5 \mu A = 2.82 M\Omega$$
 (10)

R4 then can be calculated with 式 11 by using the VMVSEL2 value of the same current value.

$$R3 = 0.9 \text{ V} / 5 \,\mu\text{A} = 180 \,\text{k}\Omega$$
 (11)


The enable precision circuit is also used to turn off the device when  $V_{IN}$  drops below 15 V. The R1 and R2 resistor divider is used to set  $V_{EN}$  to lower than  $V_{EN(LOW)}$  of 1.15 V when  $V_{IN}$  drops below 15 V. R1 can be calculated using 式 12 to limit the burned current through this divider to 5 μA, similar to the above divider.

R1 = 
$$(15 \text{ V} - 1.15 \text{ V}) / 5 \mu A = 2.77 \text{ M}\Omega$$
 (12)

式 13 can then be used to calculate R2. The calculated R1 and R2 values can then rounded to the nearest standard values.

$$R2 = 1.15 \text{ V} / 5 \,\mu\text{A} = 230 \,\text{k}\Omega$$
 (13)

#### 8.2.3 Application Curves



-30

-35



### 9 Power Supply Recommendations

The device is designed to operate from an input supply voltage range of 4 V to 65 V. To ensure that the output voltages are well regulated and dynamic performance is optimum, the input supply must be at least  $V_{\text{MID\_OUT(nom)}}$  + 1.5 V. Connect a low output impedance power supply directly to the input pin of the TPS7A44.

### 10 Layout

### 10.1 Layout Guidelines

- Place input and output capacitors as close to the device pins as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device and under the thermal pad to distribute heat.
- Only place tented thermal vias directly beneath the thermal pad of the DGQ package. An untented via can
  wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a
  compromised solder joint on the thermal pad.



### 10.2 Layout Examples




図 10-1. Adjustable Version Layout Example




図 10-2. Fixed Version Layout Example

### 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) for a similar P2P device, the TPS7A43, is available to assist in the initial circuit performance evaluation for the TPS7A44. The *TPS7A43EVM-047 Evaluation Module* user guide can be requested at the Texas Instruments website through the product folders or purchased directly from the TI Store.

#### 11.1.1.2 Spice Models

SPICE models for the TPS7A44 are available through the product folder under Tools & software.

#### 11.1.2 Device Nomenclature

表 11-1. Device Nomenclature(1)

PRODUCT	V <sub>OUT</sub>					
TPS7A44xx(x) yyy z	<ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; for output voltages with a resolution of 50 mV, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). 01 indicates adjustable output version.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for large quantity reel, T is for small quantity reel.</li> </ul>					

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7A43EVM-047 Evaluation Module user guide
- Texas Instruments, LDO Basics: Preventing reverse current blog
- Texas Instruments, LDO basics: capacitor vs. capacitance blog

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



### 11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS7A44

www.ti.com 11-Dec-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS7A4401DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	4401	Samples
TPS7A4433DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	4433	Samples
TPS7A4450DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	4450	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




### **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Dec-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224775/A





PLASTIC SMALL OUTLINE



#### PowerPAD is a trademark of Texas Instruments.


#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.



PLASTIC SMALL OUTLINE




### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



#### NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated