



TPS7H2221-SEP JAJSNL4A - AUGUST 2022 - REVISED OCTOBER 2022

TPS7H2221-SEP 耐放射線特性、5.5V、1.25A、115mΩ のロード・スイッチ

1 特長

- VID (Vendor Item Drawing) V62/22609 が利用可能
- 総照射線量 (TID) 耐性 = 30krad (Si)
 - すべてのウェハー・ロットについて、20krad(Si)まで の TID RLAT (放射線ロット受け入れテスト)
- シングル・イベント効果 (SEE) の特性
 - シングル・イベント・ラッチアップ (SEL)、シングル・ イベント・バーンアウト(SEB)、シングル・イベント・ ゲート・ラプチャー (SEGR) の、実効線エネルギー 付与 (LET_{FFF}) に対する耐性 = 43MeV-cm₂/mg。
 - シングル・イベント過渡 (SET) およびシングル・イ ベント機能割り込み (SEFI) の、LET_{FFF} に対する 耐性 = 43MeV-cm²/mg。
- 動作入力電圧範囲 (V_{IN}):1.6~5.5V
- 推奨連続電流 (I_{MAX}):1.25A
- オン抵抗 (R_{ON})
 - V_{IN} = 5V で 116mΩ (標準値)
 - V_{IN} = 3.3V で 115mΩ (標準値)
 - V_{IN} = 1.8V で 133mΩ (標準値)
- 出力短絡保護 (I_{SC}):3A (標準値)
- ・ 低い消費電力:
 - オン状態 (I_Q):8.3µA (標準値)
 - オフ状態 (Isp):3nA (標準値)
- 低速のターンオン・タイミングによる突入電流制限 (t_{ON}) :
 - 5V 時の t_{ON} = 1.68ms (3.61mV/µs 時)
 - 3.3V 時の t_{ON} = 1.51ms (2.91mV/µs 時)
 - 1.8V 時の t_{ON} = 1.32ms (2.15 mV/µs 時)
- 出力放電および立ち下がり時間を変更可能
 - V_{IN} = 3.3V での内部 QOD 抵抗 = 9.2Ω(標準値)
- 宇宙向け強化プラスチック (SEP)
 - 管理されたベースライン
 - 金ボンド・ワイヤ
 - NiPdAu リード仕上げ
 - 単一のアセンブリ/テスト施設
 - 単一の製造施設
 - 軍用温度範囲:-55℃~125℃
 - 長い製品ライフ・サイクル
 - 製品変更通知期間 (PCN) の延長
 - 製品のトレーサビリティ
 - モールド・コンパウンドの改良による低いガス放出

2 アプリケーション

- 人工衛星の電源管理および分配
- 放射線耐性を持つ電源ツリー・アプリケーション
- コントローラの電源オンと電源オフに使用するスイッチ ング電源レールを有効化

• 衛星用電源システム (EPS)

3 概要

TPS7H2221-SEP デバイスは、スルー・レート制御機能付 きの小型シングル・チャネル負荷スイッチです。このデバイ スは、1.6V~5.5V の入力電圧範囲で動作できる N チャ ネル MOSFET を内蔵し、最大 1.25A の連続電流をサポ ートします。


スイッチのオン状態はデジタル入力により制御され、この 入力は低電圧の制御信号と直接接続できます。電源が最 初に印加されたときには、スマート・プルダウンを使用し て、システムのシーケンシングが完了するまで、**ON** ピンが フローティング状態になることが防止されます。ピンが意図 的に High (V_{ON}>V_{IH}) に駆動されると、不必要な電力損 失を避けるため、スマート・プルダウンは切断されます。

また、TPS7H2221-SEP 負荷スイッチには自己保護機能 があり、デバイスの出力が短絡した場合も自身を保護でき

TPS7H2221-SEP は標準の SC-70 パッケージで供給さ れ、-55℃~125℃の接合部温度範囲で仕様が規定され ています。

部品番号 ⁽¹⁾	グレード	パッケージ ⁽²⁾
TPS7H2221MDCKTSEP	20krad(Si) RLAT、 30krad(Si) 特性	SC-70 (6) 2.10mm × 2.00mm 質量 = 6.9mg
TPS7H2221EVM	評価ボード	EVM

- 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。
- 寸法と質量は公称値です。



代表的なアプリケーション回路図



Table of Contents

1 特長 1	8.3 Feature Description1
2 アプリケーション1	
3 概要1	9 Application and Implementation1
4 Revision History2	9.1 Application Information1
5 Pin Configuration and Functions3	
6 Specifications4	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings4	
6.3 Recommended Operating Conditions4	40 Davilas and Dassumantation Occurrent
6.4 Thermal Information4	
6.5 Electrical Characteristics4	40 0 D 1: - 1: N - 4:6: 4:
6.6 Switching Characteristics6	
6.7 Derating Curves6	
6.8 Typical Characteristics8	
7 Parameter Measurement Information13	
7.1 Test Circuit and Timing Waveforms Diagrams 13	
8 Detailed Description14	
8.1 Overview14	Information22
8.2 Functional Block Diagram14	

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision * (August 2022) to Revision A (September 2022)	Page
•	マーケティング・ステータスを事前情報から初回リリースに更新	1
•	VID データシート、 TID 、SEE レポートへのリンクを追加。異なる V_{IN} および $R_{PD,QOD}$ での t_{ON} の標準値を更新	ŕ 1
•	Added R _{PD,QOD} typical values for V _{IN} = 1.8 V, 3.3 V and 5 V	4
	Added t_{FALL} with R_{OUT} =Open, C_{OUT} =10 μ F, R_{QOD} =100 Ω , R_{OUT} =Open, C_{OUT} =100 μ F and R_{QOD} =0 Ω	
•	Added links to related documentation	<mark>2</mark> 1

5 Pin Configuration and Functions




図 5-1. DCK Package 6-Pin SC-70 (Top View)

表 5-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.			DESCRIPTION
1	IN	I	Switch input.
2	GND	_	Device ground.
3	ON	I	Active high switch control input. Do not leave floating.
4	NC	_	No connect. This pin is not internally connected. It is recommended to connect this pin to GND to prevent charge buildup; however, this pin can also be left open or tied to any voltage between GND and IN.
5	QOD	0	 Quick Output Discharge pin. This pin can be utilized in one of three ways: Placing an external resistor between V_{OUT} and QOD Tying QOD directly to V_{OUT} and using the internal resistor value (R_{PD}) Disabling QOD by leaving pin floating See the Fall Time (t_{FALL}) and Quick Output Discharge (QOD) section for more information.
6	OUT	0	Switch output.

(1) I = Input, O = Output, — = Other



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{IN}	Maximum Input Voltage Range (IN to GND)	-0.3	6	V
V _{OUT}	Maximum Output Voltage Range (OUT to GND)	-0.3	6	V
V _{ON}	Maximum ON Pin Voltage Range (ON to GND)	-0.3	6	V
V_{QOD}	Maximum QOD Pin Voltage Range (QOD to GND)	-0.3	6	V
I _{MAX}	Maximum Continuous Current		1.5	Α
I _{PLS}	Maximum Pulsed Current (ts=2 ms, 2% Duty Cycle)		2.5	Α
TJ	Junction temperature	-55	150	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V _{IN}	Input Voltage Range (IN to GND)	1.6	5.5	
V _{OUT}	Output Voltage Range (OUT to GND)	0	5.5	V
V _{ON}	ON Voltage Range (ON to GND)	0	5.5	
I _{MAX}	Maximum Continuous Current	0	1.25	Α
TJ	Junction temperature	-55	125	°C

6.4 Thermal Information

		TPS7H2221-SEP	
	THERMAL METRIC ⁽¹⁾	DCK (SC-70)	UNIT
		6 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	237.7	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	173.7	
R _{θJB}	Junction-to-board thermal resistance	93.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	74.4	
Ψ_{JB}	Junction-to-board characterization parameter	93.6	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS7H2221-SEP

6.5 Electrical Characteristics

Over V_{IN} = 1.6 to 5.5 -V, $V_{ON} \ge V_{IH}$, over the temperature range (T_A =-55 °C to 125 °C), unless otherwise specified. All voltage levels are reference to GND.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Input Supp	y (VIN)						
	V. Ouissant Compant	V _{OUT} = Open,	25 °C		8.3	15	
$I_{Q, VIN}$	V _{IN} Quiescent Current	V _{OUT} = Open,			8.7	20	μA
	V. Chutdawa Cumant	V _{ON} ≤ V _{IL} , V _{OUT} = GND	25 ℃		3	20	^
I _{SD, VIN}	V _{IN} Shutdown Current	$V_{ON} \le V_{IL}, V_{OUT} = GND$				800	nA
ON-Resista	nce (RON)			-			
			-55 °C		90	150	
		V _{IN} = 5 V, I _{OUT} = -200 mA	25 ℃		116	150	mΩ
			125 °C		150	200	
			-55 °C		89	150	
R _{ON}	ON-State Resistance	V _{IN} = 3.3 V, I _{OUT} = -200 mA	25 ℃		115	150	mΩ
			125 °C		150	250	
		V _{IN} = 1.8 V, I _{OUT} = -200 mA	-55 °C		103	300	
			25 ℃		133	300	mΩ
			125 ℃		173	350	
Output Sho	rt Protection (ISC)						
	Short Circuit Comment Limit	V _{OUT} ≤ V _{IN} - 1.5 V			3		Α
I _{SC}	Short Circuit Current Limit	V _{OUT} ≤ V _{SC}		30	512	900	mA
V _{SC}	Output Short Detection Threshold	25 °C		0.22	0.36	0.57	V
T	The second Object Leaves	Rising			180		00
T _{SD}	Thermal Shutdown	Falling			145		°C
Enable Pin	(ON)						
I _{ON}	ON Pin Leakage	$V_{ON} \ge V_{IH}$				100	nA
R _{PD, ON}	Smart Pull Down Resistance	V _{ON} ≤ V _{IL}			499		kΩ
V _{IH,ON}	ON Pin Input High (V _{IH} Rising)			1			.,
$V_{\rm IL,ON}$	ON Pin Input Low (V _{IL} Falling)					0.35	V
Quick-outp	ut Discharge (QOD)	1					
			V _{IN} = 1.8-V		45.4		
R _{PD, QOD}	QOD Pin Internal Discharge Resistance	$V_{ON} \le V_{IL}$	V _{IN} = 3.3-V		8.5		Ω
			V _{IN} = 5-V		6		1




6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table apply to an input voltage of 3.3V, an ambient temperature of 25°C, R_{QOD} = 0 Ω and a load of C_{OUT} = 0.1 μ F, R_{OUT} = 100 Ω . See \boxtimes 7-2

PARAMETER		TES	ST CONDITIONS	MIN TYP	MAX	UNIT
		V _{IN} = 5.0 V		1680		
t _{ON}	Turn ON Time	V _{IN} = 3.3 V		1510		μs
		V _{IN} = 1.8 V		1320		
		V _{IN} = 5.0 V		1120		
t _R	Output Rise Time	V _{IN} = 3.3 V		915		μs
		V _{IN} = 1.8 V		674		
		V _{IN} = 5.0 V		3.61		
SR _{ON}	Turn ON Slew Rate	V _{IN} = 3.3 V		2.91		mV/μs
		V _{IN} = 1.8 V		2.15		
t _{OFF}	Turn OFF Time	V _{IN} = 1.8 V to 5.0V	$R_{OUT} = 100\Omega$, $C_{OUT} = 0.1$ uF	5.22		μs
				9.6		μs
t	Output Fall Time (1)		C_{OUT} = 10uF, R_{QOD} =0 Ω	0.35		ms
t _{FALL}	Output Faii Tillie (*)	R _{OUT} = Open ⁽²⁾	C_{OUT} = 10uF, R_{QOD} =100 Ω	3.12		ms
			$C_{OUT} = 100uF; R_{QOD} = 0 \Omega$	4.3		ms

⁽¹⁾ Output may not discharge completely if QOD is not connected to V_{OUT}

6.7 Derating Curves



FIT = 50

図 6-1. Estimated Life Rating Due to Electromigration vs Junction Temperature at 50% Duty Cycle

⁽²⁾ See the *Timing Application* section for information on how R_{OUT} and C_{OUT} affect Fall Time.






図 6-2. Estimated Life Rating Due to Electromigration vs Junction Temperature at 100% Duty Cycle





6.8 Typical Characteristics



















7 Parameter Measurement Information

7.1 Test Circuit and Timing Waveforms Diagrams



- A. Rise and fall times of the control signal are 100 ns.
- B. Turn-off times and fall times are dependent on the time constant at the load. For the TPS7H2221-SEP, the internal pull-down resistance QOD is enabled when the switch is disabled. When QOD is connected to OUT using a resistor (R_{QOD}), the time constant is ($R_{QOD} + R_{PD,QOD} || R_{OUT}$) × C_{OUT} .






図 7-2. Timing Waveforms



8 Detailed Description


8.1 Overview

The TPS7H2221-SEP device is a 5.5-V, 1.25-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance N-channel MOSFET that reduces the drop out voltage across the device.

The TPS7H2221-SEP device has a slow slew rate, which helps reduce or eliminate power supply droop because of large inrush currents during power up. Furthermore, the device features a Quick-Output-Discharge (QOD) pin, which allows the configuration of the discharge rate of V_{OUT} once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream devices during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

The TPS7H2221-SEP load switch is also self-protected, meaning that it will protect from short circuit events on the output of the device. It also has thermal shutdown to prevent thermal runaway.

8.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8.3 Feature Description

表 8-1. Smart-ON Pull Down

VON	PULL DOWN
≤ V _{IL,ON}	Connected
≥ V _{IH,ON}	Disconnected

8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard CMOS logic threshold so it can be used in a wide variety of applications. When power is first applied to V_{IN} a Smart Pull Down is used to keep the ON pin from floating until the system sequencing is complete. Once the ON pin is deliberately driven high ($\geq V_{IH,ON}$), the Smart Pull Down is disconnected to prevent unnecessary power loss. See $\frac{1}{2}$ 8-1 to determine the state of the ON Pin Smart Pull Down state as function of ON pin voltage.

8.3.2 Output Short Circuit Protection (I_{SC})

The device will limit current to the output in case of output shorts. When a short occurs, the large V_{IN} to V_{OUT} voltage drop causes the switch to limit the output current (I_{SC}). When the output is below the hard short threshold (V_{SC}), a lower limit is used to minimize the power dissipation while the fault is present. The device will continue to limit the current until it reaches thermal shutdown temperature. At this time, the device will turn off until its temperature has lowered by the thermal hysteresis (35°C typical) before turning on again.




図 8-1. Output Short Circuit Current Limit

8.3.3 Fall Time (t_{FALL}) and Quick Output Discharge (QOD)

The TPS7H2221-SEP device includes a QOD pin that can be configured in one of three ways:

- QOD pin shorted to V_{OUT} pin. Using this method, after the switch becomes disabled the discharge rate is controlled with the value of the internal resistance QOD (R_{PD,QOD}).
- QOD pin connected to V_{OUT} pin using an external resistor R_{QOD}. After the switch becomes disabled, the
 discharge rate is controlled by the value of the total discharge resistance. To adjust the total discharge
 resistance, 式 1 can be used:

$$R_{DIS} = R_{PD,QOD} + R_{QOD} \tag{1}$$

where:

- R_{DIS} is the total output discharge resistance (Ω)
- $R_{PD,QOD}$ (6 Ω typ.) is the internal pulldown resistance (Ω)
- $-R_{OOD}$ is the external resistance placed between the V_{OUT} and QOD pins (Ω)
- QOD pin is unused and left floating. Using this method, there will be no quick output discharge functionality
 and the output will remain floating after the switch is disabled.

The fall times of the device depend on many factors including the total discharge resistance (R_{DIS}) and the output capacitance (C_{OLT}). To calculate the approximate fall time of V_{OLT} use $\gtrsim 2$.

$$t_{FALL} = 2.2 \times (R_{DIS} \parallel R_{OUT}) \times C_{OUT}$$
 (2)

where:

- t_{FALL} is the output fall time from 90% to 10% (μs)
- R_{DIS} is the total QOD + R_{QOD} resistance (Ω)
- R_{OUT} is the output load resistance (Ω)
- C_{OUT} is the output load capacitance (µF)

8.3.3.1 QOD When System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor discharges at V_{IN} . Past a certain V_{IN} level, the strength of the R_{PD} will be reduced. If there is still remaining charge on the output capacitor, this will result in longer fall times. For further information regarding this condition, see the Setting Fall Time for Shutdown Power Sequencing section.

8.4 Device Functional Modes

 \gtrsim 8-2 describes the connection of the V_{OUT} pin depending on the logical state of the ON pin as well as the various QOD pin configurations.

表 8-2. Vour Connection

ON	QOD CONFIGURATION	V _{OUT}
Low	QOD pin connected to VOUT with R _{QOD}	Pull-down with (R _{PD, QOD} + R _{QOD})
Low	QOD pin tied to VOUT directly	Pull-down with (R _{PD, QOD})
Low	QOD pin left open	Floating
High	N/A	V _{IN}

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

9.2 Typical Application

This typical application demonstrates how the TPS7H2221-SEP devices can be used to power downstream modules.




図 9-1. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the values listed in Design Parameters as the design parameters:

 DESIGN PARAMETER
 EXAMPLE VALUE

 Input voltage (V_{IN})
 3.3 V

 Load current resistance (R_{OUT})
 1 kΩ

 Load capacitance (L_{OUT})
 47 μF

 Minimum fall time (L_{F})
 40 ms

 Maximum inrush current (L_{RUSH})
 150 mA

表 9-1. Design Parameters



9.2.2 Detailed Design Procedure

9.2.2.1 Limiting Inrush Current

Use 式 3 to find the maximum slew rate value to limit inrush current for a given capacitance:

$$(Slew Rate) = I_{RUSH} \div C_{OUT}$$
(3)

where

- I_{INRUSH} = maximum acceptable inrush current (mA)
- C_{OUT} = capacitance on V_{OUT} (μF)
- Slew Rate = Output Slew Rate during turn on (mV/µs)

Based on \pm 3, the required slew rate to limit the inrush current to 150 mA is 3.2 mV/ μ s. The TPS7H2221-SEP has a slew rate of 2.3 mV/ μ s, so the inrush current will be below 150 mA.

9.2.2.2 Setting Fall Time for Shutdown Power Sequencing

Microcontrollers and processors often have a specific shutdown sequence in which power must be removed. Using the adjustable Quick Output Discharge function of the TPS7H2221-SEP device, adding a load switch to each power rail can be used to manage the power down sequencing. To determine the QOD values for each load switch, first confirm the power down order of the device you wish to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down.

Once the required fall time is determined, the maximum external discharge resistance (R_{DIS}) value can be found using $\stackrel{>}{\atop_\sim} 2$:

$$t_{\text{FALL(min)}} = 2.2 \times (R_{\text{DIS}} \parallel R_{\text{OUT}}) \times C_{\text{OUT}}$$
(4)

$$R_{DIS(min)} = 630 \Omega \tag{5}$$

式 1 can then be used to calculate the R_{OOD} resistance needed to achieve a particular discharge value:

$$R_{DIS} = QOD + R_{QOD}$$
 (6)

$$R_{QOD} = 624 \Omega \tag{7}$$

To ensure a fall time greater than, choose an R_{QOD} value greater than 624 Ω .

9.2.2.3 Application Curves




図 9-2. Fall Time ($R_{QOD} = 1 k\Omega$)

9.3 Application Curves




図 9-3. Fall Time ($R_{QOD} = 1 k\Omega$)

 R_{OUT} = 1 $k\Omega$

 $R_{OUT} = 1 k\Omega$

9.4 Power Supply Recommendations

The device is designed to operate with a V_{IN} range of 1.6 V to 5.5 V. The V_{IN} power supply must be well regulated. The power supply must be able to withstand all transient load current steps. In most situations, using an minimum input capacitance (C_{IN}) of 1 μF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

9.5 Layout

9.5.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for IN, OUT, and GND helps minimize the parasitic electrical effects.

9.5.2 Layout Example




図 9-4. Recommended Board Layout

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

10 Device and Documentation Support

10.1 Related Documentation

For related documentation see the following:

- Texas Intruments, TPS7H2221-SEP Total Ionizing Dose (TID)
- Texas Intruments, TPS7H2221-SEP Single-Event Effects (SEE) Test Report
- Texas Intruments, TPS7H2221-SEP Neutron Displacement Damage (NDD) Characterization
- Texas Intruments, TPS7H2221-SEP Evaluation Module (EVM)
- Texas Intruments, TPS7H2221-SEP PSpice Transient Model
- Texas Intruments, Basics of Load Switches

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10.6 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

10.7 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7H2221MDCKTSEP	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125		Samples
V62/22609-01XE	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM			Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Apr-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Nov-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7H2221MDCKTSEP	SC70	DCK	6	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Nov-2022




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPS7H2221MDCKTSEP	SC70	DCK	6	250	202.0	201.0	28.0	

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated