


# TPS7H500x-SP 放射線耐性保証、2MHz 電流モード PWM コントローラ

## 1 特長

- 耐放射線性能:
  - 放射線耐性保証 (RHA):  
TID 最大 100krad(Si)
  - SEL、SEB、SEGR 耐性:  
LET = 75MeV-cm<sup>2</sup>/mg (最大値)
  - SET および SEFI 特性:  
LET = 75MeV-cm<sup>2</sup>/mg (最大値)
  - SET 特性評価時にコントローラ出力のクロス導通イベント発生なし
- 入力電圧: 4V~14V
- 温度、放射線、ラインおよび負荷レギュレーションの全範囲で 0.613V +0.7%/-1% の基準電圧
- スイッチング周波数: 100kHz~2MHz
- 外部クロック同期機能
- 複数の同期整流出力
  - TPS7H5001-SP、TPS7H5002-SP、TPS7H5003-SP
- デッドタイムを調整可能
  - TPS7H5001-SP、TPS7H5002-SP
- リーディング・エッジ・ブランク時間を調整可能
  - TPS7H5001-SP、TPS7H5002-SP、TPS7H5004-SP
- デューティ・サイクル制限値を設定可能
  - TPS7H5001-SP、TPS7H5002-SP、TPS7H5003-SP
- スロープ補償とソフト・スタートを調整可能
- パッケージ・オプションには CFP (すべてのデバイス) と TSSOP (TPS7H5001-SP) が含まれる

## 2 アプリケーション

- 人工衛星のポイント・オブ・ロード電源: FPGA、マイクロコントローラ、データ・コンバータ、ASIC 向け
- 通信ペイロード
- コマンドおよびデータの処理
- 衛星用電源システム (EPS)



### TPS7H5001-SP の代表的なアプリケーション

## 3 説明

TPS7H500x-SP ファミリの高速放射線耐性保証 PWM コントローラ。これらのコントローラは、宇宙アプリケーション向け DC/DC コンバータ・トポロジの設計に役立つ多数の機能を搭載しています。このコントローラは 0.613V +0.7%/-1% の精度を持つ内部リファレンスを備えており、最大 2MHz のスイッチング周波数を構成できます。各デバイスは、プログラム可能なスロープ補償とソフトスタートを備えています。

TPS7H500x-SP シリーズは、SYNC ピン経由で外部クロックを使用して、またはユーザーがプログラムした周波数で内部クロックを使用して駆動できます。このコントローラ・ファミリは、スイッチング出力、同期整流機能、デッドタイム (固定または設定可能)、リーディング・エッジ・ブランク時間 (固定または設定可能)、デューティ・サイクル制限など各種のオプションをユーザーに提供します。TPS7H500x-SP シリーズの各デバイスは、22 ピン CFP パッケージに収容されています。TPS7H5001-SP は 24 ピン TSSOP プラスチック・パッケージでも供給されます。

### 製品情報

部品番号 <sup>(1)</sup>	グレード	本体サイズ
5962R1822201VXC	QMLV-RHA	22 ピンのセラミック 6.21mm × 7.69mm 質量=415.6mg <sup>(2)</sup>
5962R1822202VXC		
5962R1822203VXC		
5962R1822204VXC		
TPS7H5001HFT/EM	エンジニアリング・サンプル	ダイ
TPS7H5002HFT/EM		
TPS7H5003HFT/EM		
TPS7H5004HFT/EM		
5962R1822201PYE	QMLP-RHA	24 ピンのプラスチック 4.40mm × 7.80mm 質量=102.3mg <sup>(2)</sup>
5962R1822201V9A	QMLV-RHA KGD	ダイ
5962R1822202V9A		
5962R1822203V9A		
5962R1822204V9A		
TPS7H5001Y/EM	エンジニアリング・サンプル	ダイ
TPS7H5002Y/EM		
TPS7H5003Y/EM		
TPS7H5004Y/EM		

- 詳細は、[デバイス・オプション](#)表をご覧ください。
- 質量の精度は ±10% です。



## Table of Contents

1 特長.....	1	9.1 Overview.....	32
2 アプリケーション.....	1	9.2 Functional Block Diagram.....	33
3 説明.....	1	9.3 Feature Description.....	37
4 Revision History.....	2	9.4 Device Functional Modes.....	55
5 Device Comparison Table.....	4	<b>10 Application and Implementation.....</b>	<b>56</b>
6 Device Options.....	5	10.1 Application Information.....	56
7 Pin Configuration and Functions.....	6	10.2 Typical Application.....	56
8 Specifications.....	14	10.3 Power Supply Recommendations.....	66
8.1 Absolute Maximum Ratings.....	14	10.4 Layout.....	66
8.2 ESD Ratings.....	14	<b>11 Device and Documentation Support.....</b>	<b>70</b>
8.3 Recommended Operating Conditions.....	14	11.1 Documentation Support.....	70
8.4 Thermal Information.....	14	11.2 ドキュメントの更新通知を受け取る方法.....	70
8.5 Electrical Characteristics: All Devices.....	15	11.3 サポート・リソース.....	70
8.6 Electrical Characteristics: TPS7H5001-SP.....	17	11.4 Trademarks.....	70
8.7 Electrical Characteristics: TPS7H5002-SP.....	18	11.5 静電気放電に関する注意事項.....	70
8.8 Electrical Characteristics: TPS7H5003-SP.....	18	11.6 用語集.....	70
8.9 Electrical Characteristics: TPS7H5004-SP.....	19	<b>12 Mechanical, Packaging, and Orderable Information.....</b>	<b>71</b>
8.10 Typical Characteristics.....	20		
9 Detailed Description.....	32		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (February 2023) to Revision E (August 2023)	Page
• TPS7H5001-SP QMLP オプションをリリースし、「特長」、「概要」、「ピン機能」、「電気的特性」、「レイアウト」の各セクションに関連情報を追加.....	1
• Added <i>Device Options</i> table.....	5
• Removed pin numbers and no connect (NC) pins from functional block diagrams in order to make these applicable for all package types in <i>Functional Block Diagram</i> section.....	33
• Added clarifications to <i>Layout Guidelines</i> section for guidelines that are specific to CFP package option.....	66

Changes from Revision C (September 2022) to Revision D (February 2023)	Page
• TPS7H5002-SP、TPS7H5003-SP、TPS7H5004-SP のデバイス・ステータスを「事前情報」から「量産データ」に変更.....	1

Changes from Revision B (August 2022) to Revision C (September 2022)	Page
• TPS7H5002-SP、TPS7H5003-SP、TPS7H5004-SP のデバイス・ステータスを「事前情報」に変更.....	1
• Updated <i>Pin Configuration and Functions</i> , <i>Functional Block Diagram</i> , and <i>Current Sense and PWM Generation (CS_ILIM)</i> sections to detail 150-mV offset on CS_ILIM pin at PWM comparator input.....	6

Changes from Revision A (February 2022) to Revision B (August 2022)	Page
• TPS7H5002-SP、TPS7H5003-SP、TPS7H5004-SP のデバイス・ステータスを「事前情報」から「量産データ」に変更.....	1
• 「特長」セクションとドキュメント全体で電圧リファレンスの公差の説明を、仕様の制限をより正確に反映するように変更.....	1

---

**Changes from Revision \* (July 2021) to Revision A (February 2022) Page**

- TPS7H5001-SP のデバイス・ステータスを「事前情報」から「量産データ」に変更.....1
-

## 5 Device Comparison Table


DEVICE	PRIMARY OUTPUTS	SYNCHRONOUS RECTIFIER OUTPUTS	DEAD-TIME SETTING	LEADING EDGE BLANK TIME SETTING	DUTY CYCLE LIMIT OPTIONS
TPS7H5001-SP	2	2	Resistor programmable	Resistor programmable	50%, 75%, 100%
TPS7H5002-SP	1	1	Resistor programmable	Resistor programmable	75%, 100%
TPS7H5003-SP	1	1	Fixed (50-ns typical)	Fixed (50-ns typical)	75%, 100%
TPS7H5004-SP	2	0	Not applicable	Resistor programmable	50%

## 6 Device Options


GENERIC PART NUMBER	RADIATION RATING <sup>(1)</sup>	GRADE <sup>(2)</sup>	PACKAGE	ORDERABLE PART NUMBER <sup>(3)</sup>
TPS7H5001-SP	TID of 100 krad(Si) RLAT, DSEE free to LET = 75 MeV-cm <sup>2</sup> /mg	QMLV-RHA	22-pin CFP HFT	5962R1822201VXC
		KGD (QMLV-RHA)	Die	5962R1822201V9A
		QMLP-RHA	24-pin TSSOP PW	5962R1822201PYE
	None	Engineering sample <sup>(4)</sup>	22-pin CFP HFT	TPS7H5001HFT/EM
			Die	TPS7H5001Y/EM
TPS7H5002-SP	TID of 100 krad(Si) RLAT, DSEE free to LET = 75 MeV-cm <sup>2</sup> /mg	QMLV-RHA	22-pin CFP HFT	5962R1822202VXC
		KGD (QMLV-RHA)	Die	5962R1822202V9A
		None	Engineering sample <sup>(4)</sup>	22-pin CFP HFT
	Die			TPS7H5002Y/EM
	TPS7H5003-SP	TID of 100 krad(Si) RLAT, DSEE free to LET = 75 MeV-cm <sup>2</sup> /mg	QMLV-RHA	22-pin CFP HFT
KGD (QMLV-RHA)			Die	5962R1822203V9A
None			Engineering sample <sup>(4)</sup>	22-pin CFP HFT
		Die		TPS7H5003Y/EM
TPS7H5004-SP		TID of 100 krad(Si) RLAT, DSEE free to LET = 75 MeV-cm <sup>2</sup> /mg	QMLV-RHA	22-pin CFP HFT
	KGD (QMLV-RHA)		Die	5962R1822204V9A
	None	Engineering sample <sup>(4)</sup>	22-pin CFP HFT	TPS7H5004HFT/EM
			Die	TPS7H5004Y/EM

- (1) TID is total ionizing dose and DSEE is destructive single event effects. Additional information is available in the associated TID reports and SEE reports for each product.
- (2) For additional information about part grade, view [SLYB235](#).
- (3) For all available packages, see the orderable addendum at the end of the data sheet.
- (4) These units are intended for engineering evaluation only. They are processed to a noncompliant flow. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.


## 7 Pin Configuration and Functions




**7-1. TPS7H5001-SP HFT Package**  
**22-Pin CFP With Thermal Pad**  
 (Top View)




**7-2. TPS7H5002-SP HFT Package**  
**22-Pin CFP With Thermal Pad**  
 (Top View)



**7-3. TPS7H5003-SP HFT Package**  
**22-Pin CFP With Thermal Pad**  
 (Top View)



**7-4. TPS7H5004-SP HFT Package**  
**22-Pin CFP With Thermal Pad**  
 (Top View)



**7-5. TPS7H5001-SP PW Package  
24-Pin TSSOP  
(Top View)**

表 7-1. Pin Functions

NAME	PIN					I/O	DESCRIPTION
	TPS7H5001-SP		TPS7H5002-SP	TPS7H5003-SP	TPS7H5004-SP		
	CFP	TSSOP	CFP	CFP	CFP		
RT	1	1	1	1	1	I/O	In internal oscillation mode, the RT pin must be populated with a resistor to AVSS. When the RT pin is floating, a 200-kHz to 4-MHz external clock is required at the SYNC pin. The frequency of the external clock must be twice the desired switching frequency.
PS	2	2	2	—	—	I/O	Primary off to synchronous rectifier on dead-time set. Programmable through an external resistor to AVSS.
SP	3	3	3	—	—	I/O	Synchronous rectifier off to primary on dead-time set. Programmable through an external resistor to AVSS.
LEB	4	4	4	—	4	I/O	Leading edge blank time set. Programmable through an external resistor to AVSS.
HICC	5	5	5	5	5	I/O	Cycle-by-cycle current limit time delay and hiccup time setting. Delay time and hiccup time determined by capacitor from HICC to AVSS. Connecting this pin to AVSS disables hiccup mode.
SYNC	6	6	6	6	6	I/O	When the RT pin is floating, SYNC is configured as an input for a 200-kHz to 4-MHz external clock. In this case, the external clock input gets inverted and the system clock will run at half the frequency of the external clock input. When the RT pin is populated with a resistor to AVSS, SYNC outputs a 200-kHz to 4-MHz clock signal at twice the device switching frequency in phase with the switching of the device.
DCL	7	7	7	7	7	I/O	Duty cycle limit configurability. For TPS7H5001-SP, connect to AVSS for 50% duty cycle limit, floating for 75%, and VLDO for 100%. For TPS7H5002-SP and TPS7H5003-SP, the DCL pin can be left floating or connected to VLDO to set the maximum duty cycle to 75% or 100%, respectively. For TPS7H5004-SP, this pin must be connected to AVSS in order to obtain the 50% maximum duty cycle.
EN	8	8	8	8	8	I	Connecting the EN pin to the VLDO pin or external source greater than 0.6 V enables the device. In addition, input undervoltage lockout (UVLO) can be adjusted with two resistors.
VIN	9	9	9	9	9	I	Input supply to the device. Input voltage range is from 4 V to 14 V.




**表 7-1. Pin Functions (continued)**

NAME	PIN					I/O	DESCRIPTION
	TPS7H5001-SP		TPS7H5002-SP	TPS7H5003-SP	TPS7H5004-SP		
	CFP	TSSOP	CFP	CFP	CFP		
OUTA	10	10	10	10	10	O	Primary switching output A.
OUTB	11	11	—	—	11	O	Primary switching output B. Active only when DCL = AVSS.
SRB	12	14	—	—	—	O	Synchronous rectifier output B. Active only when DCL = AVSS.
SRA	13	15	13	13	—	O	Synchronous rectifier output A.
AVSS	14	16	14	14	14	—	Ground of the device. The thermal pad, lid, and seal ring of the device are internally connected to ground for the ceramic package (CFP).
VLDO	15	17	15	15	15	O	Output of internal regulator. Requires at least 1- $\mu$ F external capacitor to AVSS.
CS_ILIM	16	18	16	16	16	I/O	Current sense for PWM control and cycle-by-cycle overcurrent protection. An input voltage over 1.05 V on CS_ILIM will trigger an overcurrent in the PWM controller. The sensed waveform on CS_ILIM contains a 150-mV offset when compared to the COMP/2 voltage at the input of the PWM comparator.
FAULT	17	19	17	17	17	I	Fault protection pin. When the rising threshold of the FAULT pin is exceeded, the outputs will stop switching. After the external voltage drops below the falling threshold, the device will restart after a set delay. Connect this pin to AVSS to disable FAULT.
REFCAP	18	20	18	18	18	O	1.2-V internal reference. Requires a 470-nF external capacitor to AVSS.
RSC	19	21	19	19	19	I/O	A resistor from RSC to AVSS sets the desired slope compensation.
SS	20	22	20	20	20	I/O	Soft start. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.
VSENSE	21	23	21	21	21	I	Inverting input of the error amplifier.
COMP	22	24	22	22	22	I/O	Error amplifier output. Connect frequency compensation to this pin.
NC	N/A	12, 13	11, 12	2, 3, 4, 11, 12	2, 3, 12, 13	—	No connect. Can be connected to AVSS to avoid floating metal if desired.

**表 7-2. TPS7H500x-SP Bare Die Information - Applicable for All Devices**

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
15 mils	Silicon with backgrind	GND	Al (0.5% Cu)	3000 nm



**图 7-6. TPS7H500x-SP Bare Die Diagram - Applicable for All Devices**

**表 7-3. TPS7H5001-SP Bond Pad Coordinates in Microns**

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
RT	1	21.33	3775.77	111.33	3865.77
PS	2	21.33	3392.37	111.33	3482.37
SP	3	21.33	3233.115	111.33	3323.115
LEB	4	21.33	2955.015	111.33	3045.015
HICC	5	21.33	2695.905	111.33	2785.905
SYNC	6	32.13	2427.705	122.13	2517.705
DCL	7	32.13	2149.515	122.13	2239.515
NC	8	32.175	1923.165	122.175	2013.165
EN	9	32.13	1660.275	122.13	1750.275
VIN	10	28.665	1432.53	118.665	1522.53
VIN	11	28.665	1325.475	118.665	1415.475
OUTA	12	32.13	586.755	122.13	676.755
OUTB	13	32.13	433.35	122.13	523.35
SRB	14	2224.62	132.93	2314.62	222.93
SRA	15	2224.62	586.755	2314.62	676.755
AVSS	16	2235.42	1053.315	2325.42	1143.315
AVSS	17	2235.42	1221.435	2325.42	1311.435
AVSS	18	2235.42	1330.425	2325.42	1420.425
VLDO	19	2224.62	1803.51	2314.62	1893.51
VLDO	20	2224.62	1912.545	2314.62	2002.545
VLDO	21	2224.62	2021.58	2314.62	2111.58
CS_ILM	22	2224.62	2274.3	2314.62	2364.3
FAULT	23	2224.62	2513.16	2314.62	2603.16
REFCAP	24	2235.42	2766.285	2325.42	2856.285
RSC	25	2235.42	3033.36	2325.42	3123.36
SS	26	2235.42	3296.655	2325.42	3386.655
VSENSE	27	2235.42	3563.64	2325.42	3653.64
COMP	28	2235.42	3905.55	2325.42	3995.55

**表 7-4. TPS7H5002-SP Bond Pad Coordinates in Microns**

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
RT	1	21.33	3775.77	111.33	3865.77
PS	2	21.33	3392.37	111.33	3482.37
SP	3	21.33	3233.115	111.33	3323.115
LEB	4	21.33	2955.015	111.33	3045.015
HICC	5	21.33	2695.905	111.33	2785.905
SYNC	6	32.13	2427.705	122.13	2517.705
DCL	7	32.13	2149.515	122.13	2239.515
NC	8	32.175	1923.165	122.175	2013.165
EN	9	32.13	1660.275	122.13	1750.275
VIN	10	28.665	1432.53	118.665	1522.53
VIN	11	28.665	1325.475	118.665	1415.475
OUTA	12	32.13	586.755	122.13	676.755
NC	13	32.13	433.35	122.13	523.35
NC	14	2224.62	132.93	2314.62	222.93

**表 7-4. TPS7H5002-SP Bond Pad Coordinates in Microns (continued)**

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
SRA	15	2224.62	586.755	2314.62	676.755
AVSS	16	2235.42	1053.315	2325.42	1143.315
AVSS	17	2235.42	1221.435	2325.42	1311.435
AVSS	18	2235.42	1330.425	2325.42	1420.425
VLDO	19	2224.62	1803.51	2314.62	1893.51
VLDO	20	2224.62	1912.545	2314.62	2002.545
VLDO	21	2224.62	2021.58	2314.62	2111.58
CS_ILM	22	2224.62	2274.3	2314.62	2364.3
FAULT	23	2224.62	2513.16	2314.62	2603.16
REFCAP	24	2235.42	2766.285	2325.42	2856.285
RSC	25	2235.42	3033.36	2325.42	3123.36
SS	26	2235.42	3296.655	2325.42	3386.655
VSENSE	27	2235.42	3563.64	2325.42	3653.64
COMP	28	2235.42	3905.55	2325.42	3995.55

**表 7-5. TPS7H5003-SP Bond Pad Coordinates in Microns**

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
RT	1	21.33	3775.77	111.33	3865.77
NC	2	21.33	3392.37	111.33	3482.37
NC	3	21.33	3233.115	111.33	3323.115
NC	4	21.33	2955.015	111.33	3045.015
HICC	5	21.33	2695.905	111.33	2785.905
SYNC	6	32.13	2427.705	122.13	2517.705
DCL	7	32.13	2149.515	122.13	2239.515
NC	8	32.175	1923.165	122.175	2013.165
EN	9	32.13	1660.275	122.13	1750.275
VIN	10	28.665	1432.53	118.665	1522.53
VIN	11	28.665	1325.475	118.665	1415.475
OUTA	12	32.13	586.755	122.13	676.755
NC	13	32.13	433.35	122.13	523.35
NC	14	2224.62	132.93	2314.62	222.93
SRA	15	2224.62	586.755	2314.62	676.755
AVSS	16	2235.42	1053.315	2325.42	1143.315
AVSS	17	2235.42	1221.435	2325.42	1311.435
AVSS	18	2235.42	1330.425	2325.42	1420.425
VLDO	19	2224.62	1803.51	2314.62	1893.51
VLDO	20	2224.62	1912.545	2314.62	2002.545
VLDO	21	2224.62	2021.58	2314.62	2111.58
CS_ILM	22	2224.62	2274.3	2314.62	2364.3
FAULT	23	2224.62	2513.16	2314.62	2603.16
REFCAP	24	2235.42	2766.285	2325.42	2856.285
RSC	25	2235.42	3033.36	2325.42	3123.36
SS	26	2235.42	3296.655	2325.42	3386.655
VSENSE	27	2235.42	3563.64	2325.42	3653.64
COMP	28	2235.42	3905.55	2325.42	3995.55

**表 7-6. TPS7H5004-SP Bond Pad Coordinates in Microns**

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
RT	1	21.33	3775.77	111.33	3865.77
NC	2	21.33	3392.37	111.33	3482.37
NC	3	21.33	3233.115	111.33	3323.115
LEB	4	21.33	2955.015	111.33	3045.015
HICC	5	21.33	2695.905	111.33	2785.905
SYNC	6	32.13	2427.705	122.13	2517.705
DCL	7	32.13	2149.515	122.13	2239.515
NC	8	32.175	1923.165	122.175	2013.165
EN	9	32.13	1660.275	122.13	1750.275
VIN	10	28.665	1432.53	118.665	1522.53
VIN	11	28.665	1325.475	118.665	1415.475
OUTA	12	32.13	586.755	122.13	676.755
OUTB	13	32.13	433.35	122.13	523.35
NC	14	2224.62	132.93	2314.62	222.93
NC	15	2224.62	586.755	2314.62	676.755
AVSS	16	2235.42	1053.315	2325.42	1143.315
AVSS	17	2235.42	1221.435	2325.42	1311.435
AVSS	18	2235.42	1330.425	2325.42	1420.425
VLDO	19	2224.62	1803.51	2314.62	1893.51
VLDO	20	2224.62	1912.545	2314.62	2002.545
VLDO	21	2224.62	2021.58	2314.62	2111.58
CS_ILM	22	2224.62	2274.3	2314.62	2364.3
FAULT	23	2224.62	2513.16	2314.62	2603.16
REFCAP	24	2235.42	2766.285	2325.42	2856.285
RSC	25	2235.42	3033.36	2325.42	3123.36
SS	26	2235.42	3296.655	2325.42	3386.655
VSENSE	27	2235.42	3563.64	2325.42	3653.64
COMP	28	2235.42	3905.55	2325.42	3995.55

## 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input	VIN	-0.3	16	V
	RT, VSENSE, SS, RSC, COMP, PS, SP, HICC, LEB	-0.3	3.3	
	SYNC	-0.3	7.5	
	EN, FAULT	-0.3	7.5	
	DCL, CS_ILIM	-0.3	7.5	
Output	OUTA, OUTB, SRA and SRB	-0.3	7.5	V
	VLDO	-0.3	7.5	
	REFCAP	-0.3	3.3	
T <sub>J</sub>	Junction temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Supply voltage	4		14	V
SR <sub>VIN</sub>	Input voltage slew rate			0.03	V/μs
T <sub>J</sub>	Junction temperature	-55		125	°C

### 8.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TP7H500x-SP		UNIT
		CFP	TSSOP	
		22 PINS	24 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	33.8	74.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.4	-	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	16.9	34.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	16.5	17.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.2	0.8	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	16.6	30.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 8.5 Electrical Characteristics: All Devices

$T_J = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{IN} = 4\text{ V}$  to  $14\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGES AND CURRENTS</b>						
VIN	Operating input voltage		4		14	V
IDD	Operating supply current	$f_{SW} = 500\text{ kHz}$ , No load for OUTA, OUTB, SRA, and SRB		6.25	8	mA
		$f_{SW} = 1\text{ MHz}$ , No load for OUTA, OUTB, SRA, and SRB		6.75	9.5	
		$f_{SW} = 2\text{ MHz}$ , No load for OUTA, OUTB, SRA, and SRB		8.5	13.5	
		$f_{SW} = 500\text{ kHz}$ , $C_{LOAD} = 100\text{ pF}$ for OUTA, OUTB, SRA, and SRB		7.5	9.5	
		$f_{SW} = 1\text{ MHz}$ , $C_{LOAD} = 100\text{ pF}$ for OUTA, OUTB, SRA, and SRB		9	12	
		$f_{SW} = 2\text{ MHz}$ , $C_{LOAD} = 100\text{ pF}$ for OUTA, OUTB, SRA, and SRB		14	19.5	
$I_{DD(dis)}$	Standby current	EN = 0 V			3	mA
VLDO	Internal linear regulator output voltage	$5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , $f_{SW} \leq 1\text{ MHz}$	4.75	5	5.2	V
VLDO	Internal linear regulator output voltage	$5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , $f_{SW} = 2\text{ MHz}$	4.65	5	5.2	V
<b>ENABLE AND UNDERVOLTAGE LOCKOUT</b>						
VENR	EN threshold rising		0.57	0.6	0.65	V
VENF	EN threshold falling		0.47	0.5	0.55	V
VENH	EN hysteresis voltage		85	95	105	mV
IEN	EN pin input leakage current	$V_{IN} = 14\text{ V}$ , EN = 5 V		5	50	nA
VLDO <sub>UVLOR</sub>	VLDO UVLO rising		3.44	3.55	3.66	V
VLDO <sub>UVLOF</sub>	VLDO UVLO falling		3.29	3.4	3.51	V
VLDO <sub>UVLOH</sub>	VLDO UVLO hysteresis		115	135	160	mV
<b>SOFT START</b>						
I <sub>SS</sub>	Soft-start current	SS = 0.3 V	1.98	2.7	3.32	$\mu\text{A}$
<b>ERROR AMPLIFIER</b>						
EA <sub>gm</sub>	Transconductance	$-2\text{ }\mu\text{A} < I_{COMP} < 2\text{ }\mu\text{A}$ , $V_{(COMP)} = 1\text{ V}$	1150	1800	2500	$\mu\text{A/V}$
EA <sub>DC</sub>	DC gain	$V_{SENSE} = 0.6\text{ V}$		10000		V/V
EA <sub>ISRC</sub>	Error amplifier source current	$V_{(COMP)} = 1\text{ V}$ , 100-mV input overdrive	100		190	$\mu\text{A}$
EA <sub>ISNK</sub>	Error amplifier sink current	$V_{(COMP)} = 1\text{ V}$ , 100-mV input overdrive	100		190	$\mu\text{A}$
EA <sub>ro</sub>	Error amplifier output resistance			7		M $\Omega$
EA <sub>OS</sub>	Error amplifier input offset voltage		-2		2	mV
EA <sub>IB</sub>	Error amplifier input bias current				35	nA
EA <sub>BW</sub>	Bandwidth			10		MHz
<b>OSCILLATOR</b>						
SYNC <sub>IL</sub>	SYNC in low-level	$V_{IN} < 5\text{ V}$			0.8	V
		$V_{IN} \geq 5\text{ V}$			0.8	
SYNC <sub>IH</sub>	SYNC in high-level	$V_{IN} < 5\text{ V}$	3.5			V
		$V_{IN} \geq 5\text{ V}$	3.5			
F <sub>SYNC</sub>	SYNC in frequency range		200		4000	kHz
D <sub>SYNC</sub>	SYNC in duty cycle	Duty cycle of external clock	40		60	%
SYNC <sub>RT</sub>	SYNC out low-to-high rise time (10%/90%)	$C_{LOAD} = 25\text{ pF}$		6	15	ns

## 8.5 Electrical Characteristics: All Devices (continued)

T<sub>J</sub> = –55°C to 125°C, V<sub>IN</sub> = 4 V to 14 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYNC <sub>FT</sub>	SYNC out high-to-low fall time (10%/90%)	C <sub>LOAD</sub> = 25 pF		6	17	ns
SYNC <sub>OL</sub>	SYNC out low level	I <sub>OL</sub> = 10 mA			500	mV
V <sub>LDO</sub> – SYNC <sub>OH</sub>	SYNC out high level <sup>(1)</sup>	I <sub>OH</sub> = 10 mA			0.5	V
EXT <sub>DT</sub>	Externally set frequency detection time	RT = Open, f = 200 kHz			20	μs
FSW <sub>EXT</sub>	Externally set frequency	RT = 1.07 MΩ	95	105	115	kHz
		RT = 511 kΩ	190	210	230	
		RT = 90.9 kΩ	900	1000	1100	
		RT = 34.8 kΩ	1700	2000	2300	
<b>VOLTAGE REFERENCE</b>						
V <sub>REF</sub>	Internal voltage reference initial tolerance	Measured at COMP, 25°C	0.609	0.613	0.615	V
	Internal voltage reference	Measured at COMP, –55°C	0.607	0.609	0.612	
		Measured at COMP, 125°C	0.611	0.614	0.617	
REFCAP	REFCAP voltage	REFCAP = 470 nF	1.213	1.225	1.237	V
<b>CURRENT SENSE, CURRENT LIMIT AND HICCUP</b>						
CCSR	COMP to CS_ILIM ratio		2.00	2.06	2.12	
V <sub>CS_ILIM</sub>	Current limit (overcurrent) threshold			1.05	1.09	V
I <sub>HICC_DEL</sub>	Hiccup delay current	CS_ILIM = 1.3 V, COMP = 3 V, V <sub>SENSE</sub> = REFCAP/2 V, C <sub>HICC</sub> = 3 nF, LEB = 49.9 kΩ, f <sub>sw</sub> = 100 kHz		80		μA
I <sub>HICC_RST</sub>	Hiccup restart current			1		μA
V <sub>HICC_PU</sub>	Hiccup pull-up threshold			1.0		V
V <sub>HICC_SD</sub>	Hiccup shut-down threshold			0.6		V
V <sub>HICC_RST</sub>	Hiccup restart threshold			0.3		V
<b>SLOPE COMPENSATION</b>						
	Slope compensation	f <sub>sw</sub> = 100 kHz, RSC = 1.18 MΩ		0.033		V/μs
		f <sub>sw</sub> = 200 kHz, RSC = 562 kΩ		0.066		
		f <sub>sw</sub> = 1000 kHz, RSC = 100 kΩ		0.333		
		f <sub>sw</sub> = 2000 kHz, RSC = 49.9 kΩ		0.666		
<b>FAULT</b>						
V <sub>FLTR</sub>	FLT threshold rising		0.57	0.6	0.65	V
V <sub>FLTF</sub>	FLT threshold falling		0.47	0.5	0.55	V
V <sub>FLTH</sub>	FLT hysteresis voltage		90	100	110	mV
T <sub>FLT</sub>	FLT minimum pulse width	V <sub>FLT</sub> = 1 V	0.4		1.4	μs
t <sub>DFLT</sub>	FLT delay duration	f <sub>sw</sub> = 100 kHz	140	152	169	μs
		f <sub>sw</sub> = 200 kHz	66	78	86	
		f <sub>sw</sub> = 1 MHz	14	17	21	
		f <sub>sw</sub> = 2 MHz	7	11	14	
<b>THERMAL SHUTDOWN</b>						
	Thermal shutdown		165	175	185	°C
	Thermal shutdown hysteresis		10	15	20	°C
<b>PRIMARY AND SYNCHRONOUS RECTIFIER OUTPUTS</b>						
	Low-level threshold	I <sub>SINK</sub> = 10 mA		0.5		V



### 8.5 Electrical Characteristics: All Devices (continued)

T<sub>J</sub> = –55°C to 125°C, V<sub>IN</sub> = 4 V to 14 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	High-level threshold	I <sub>SOURCE</sub> = 10 mA		4.5		V
	Rise/fall time	R <sub>LOAD</sub> = 50 kΩ, C <sub>LOAD</sub> = 100 pF, 10% to 90%		10	17	ns
R <sub>SRC_P</sub>	Output source resistance	I <sub>OUT</sub> = 20 mA, 5 V ≤ V <sub>IN</sub> ≤ 14 V		15		Ω
R <sub>SINK_P</sub>	Output sink resistance	I <sub>OUT</sub> = 20 mA, 5 V ≤ V <sub>IN</sub> ≤ 14 V		15		Ω

(1) Bench verified. Not tested in production.

### 8.6 Electrical Characteristics: TPS7H5001-SP

T<sub>J</sub> = –55°C to 125°C, V<sub>IN</sub> = 4 V to 14 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MINIMUM ON-TIME AND DEAD TIME</b>						
t <sub>MIN</sub>	Minimum on-time	LEB = 10 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V			85	ns
TD <sub>PS</sub>	Primary off to secondary on dead time	PS = floating, 5 V ≤ V <sub>IN</sub> ≤ 14 V, 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	5	8	11	ns
		PS = 49.9 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V, 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	43	50	55	
		PS = 107 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V, 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	85	100	110	
TD <sub>SP</sub>	Secondary off to primary on dead time	SP = floating, 5 V ≤ V <sub>IN</sub> ≤ 14 V, 90% of SRx falling to 10% of OUTx rising, OUTx and SRx floating	5	8	11	ns
		SP = 49.9 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V, 90% of SRx falling to 10% of OUTx rising edge, OUTx and SRx floating	43	50	55	
		SP = 107 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V, 90% of SRx falling to 10% of OUTx rising, OUTx and SRx floating	85	100	110	
<b>LEADING EDGE BLANK TIME AND DUTY CYCLE</b>						
T <sub>LEB</sub>	Leading edge blank time	LEB = 10 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V	12	15	19	ns
		LEB = 49.9 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V	45	50	55	
		LEB = 110 kΩ, 5 V ≤ V <sub>IN</sub> ≤ 14 V	85	100	110	
D <sub>MAX</sub>	Maximum duty cycle	DCL = AVSS	45	48	50	%
		DCL = floating, clock duty cycle = 50%	70	75	80	
		DCL = VLDO			100	

## 8.7 Electrical Characteristics: TPS7H5002-SP

$T_J = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 4\text{ V}$  to  $14\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MINIMUM ON-TIME AND DEAD TIME</b>						
$t_{\text{MIN}}$	Minimum on-time	LEB = 10 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$			85	ns
TD <sub>PS</sub>	Primary off to secondary on dead time	PS = floating, $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	5	8	11	ns
		PS = 49.9 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	43	50	55	
		PS = 107 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	85	100	110	
TD <sub>SP</sub>	Secondary off to primary on dead time	SP = floating, $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of SRx falling to 10% of OUTx rising, OUTx and SRx floating	5	8	11	ns
		SP = 49.9 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of SRx falling to 10% of OUTx rising edge, OUTx and SRx floating	43	50	55	
		SP = 107 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of SRx falling to 10% of OUTx rising, OUTx and SRx floating	85	100	110	
<b>LEADING EDGE BLANK TIME AND DUTY CYCLE</b>						
T <sub>LEB</sub>	Leading edge blank time	LEB = 10 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$	12	15	19	ns
		LEB = 49.9 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$	45	50	55	
		LEB = 110 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$	85	100	110	
D <sub>MAX</sub>	Maximum duty cycle	DCL = floating, clock duty cycle = 50%	70	75	80	%
		DCL = VLDO			100	

## 8.8 Electrical Characteristics: TPS7H5003-SP

$T_J = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 4\text{ V}$  to  $14\text{ V}$  (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MINIMUM ON-TIME AND DEAD TIME</b>						
$t_{\text{MIN}}$	Minimum on-time	$5\text{ V} \leq V_{IN} \leq 14\text{ V}$			115	ns
TD <sub>PS</sub>	Primary off to secondary on dead time	$5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating	40	50	60	ns
TD <sub>SP</sub>	Secondary off to primary on dead time	$5\text{ V} \leq V_{IN} \leq 14\text{ V}$ , 90% of SRx falling to 10% of OUTx rising edge, OUTx and SRx floating	40	50	60	ns
<b>LEADING EDGE BLANK TIME AND DUTY CYCLE</b>						
T <sub>LEB</sub>	Leading edge blank time	$5\text{ V} \leq V_{IN} \leq 14\text{ V}$	40	50	60	ns
D <sub>MAX</sub>	Maximum duty cycle	DCL = floating, clock duty cycle = 50%	70	75	80	%
		DCL = VLDO			100	

## 8.9 Electrical Characteristics: TPS7H5004-SP


$T_J = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{IN} = 4\text{ V}$  to  $14\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MINIMUM ON-TIME</b>						
$t_{\text{MIN}}$	Minimum on-time	LEB = 10 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$			85	ns
<b>LEADING EDGE BLANK TIME AND DUTY CYCLE</b>						
$T_{\text{LEB}}$	Leading edge blank time	LEB = 10 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$	12	15	19	ns
		LEB = 49.9 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$	45	50	55	
		LEB = 110 k $\Omega$ , $5\text{ V} \leq V_{IN} \leq 14\text{ V}$	85	100	110	
$D_{\text{MAX}}$	Maximum duty cycle	DCL = AVSS	45	48	50	%


## 8.10 Typical Characteristics




## 8.10 Typical Characteristics (continued)




**8-7. Enable Threshold Rising Variation**




**8-8. Enable Threshold Falling Variation**




**8-9. Soft-Start Current Variation**



**8-10. Soft-Start Current Variation**









**8-11. Voltage Reference Variation**




**8-12. Voltage Reference Variation**







## 8.10 Typical Characteristics (continued)



## 8.10 Typical Characteristics (continued)




## 8.10 Typical Characteristics (continued)







## 8.10 Typical Characteristics (continued)




8-31. FAULT Threshold Rising Variation




8-32. FAULT Threshold Falling Variation




8-33. Leading Edge Blank Time Variation



8-34. Leading Edge Blank Time Variation




8-35. Leading Edge Blank Time Variation




8-36. Leading Edge Blank Time Variation


## 8.10 Typical Characteristics (continued)




## 8.10 Typical Characteristics (continued)




8-43. PS Dead Time Variation




8-44. PS Dead Time Variation




8-45. PS Dead Time Variation



8-46. PS Dead Time Variation




8-47. PS Dead Time Variation




8-48. PS Dead Time Variation


### 8.10 Typical Characteristics (continued)




8-49. SP Dead Time Variation




8-50. SP Dead Time Variation




8-51. SP Dead Time Variation



8-52. SP Dead Time Variation









8-53. SP Dead Time Variation




8-54. SP Dead Time Variation


## 8.10 Typical Characteristics (continued)




### 8.10 Typical Characteristics (continued)




8-61. Output Source Resistance Variation




8-62. Output Source Resistance Variation




8-63. Output Sink Resistance Variation



8-64. Output Sink Resistance Variation




8-65. Slope Compensation Variation




8-66. Slope Compensation Variation


## 8.10 Typical Characteristics (continued)




8-67. Slope Compensation Variation




8-68. Slope Compensation Variation




8-69. Slope Compensation Variation



8-70. Slope Compensation Variation



8-71. Slope Compensation Variation



8-72. Slope Compensation Variation

## 9 Detailed Description

### 9.1 Overview

The TPS7H500x-SP series is a family of radiation-hardness-assured PWM controllers. Each controller features a voltage reference of 0.613 V with accuracy of +0.7%/-1%. The switching frequency is configurable from 100 kHz to 2 MHz, with external clock synchronization capability. The series consists of the full-featured device TPS7H5001-SP, as well as the three additional specialized controllers TPS7H5002-SP, TPS7H5003-SP, and TPS7H5004-SP.

The TPS7H5001-SP is a radiation-hardness-assured, current mode, dual output PWM controller optimized for silicon (Si) and gallium nitride (GaN) based DC-DC converters in space applications. The switching frequency of the TPS7H5001-SP can be configured from 100 kHz to 2 MHz while still maintaining a very low current consumption, which makes it ideal for fully exploiting the area reduction and high efficiency benefits of GaN based DC-DC converters. The device features integrated synchronous rectifier control outputs and dead-time programmability in order to target high efficiency and high performance topologies. In addition, the TPS7H5001-SP supports single-ended converter topologies by providing the user flexibility to control the maximum duty cycle. The 0.613-V +0.7%/-1% accurate internal reference allows design of high-current buck converters for FPGA core voltages.


The TPS7H5002-SP is a single output radiation-hardness-assured PWM controller that supports buck applications and single ended isolated topologies. The controller contains an integrated synchronous rectification output. Optimized for GaN power semiconductor based applications, the controller has configurable dead time and configurable leading edge blank time. The controller can be configured for maximum duty cycle of 75% or 100%. As such, the DCL pin can be left floating or connected to VLDO. Connection of the DCL pin to AVSS is not permissible for this device.

The TPS7H5003-SP is also a single output radiation-hardness-assured PWM controller that contains an integrated synchronous rectification output. The dead time and leading edge blank time are fixed at 50 ns for this device. The controller can be configured for maximum duty cycle of 75% or 100%. As such, the DCL pin can be left floating or connected to VLDO. Connection of the DCL pin to AVSS is not permissible for this device.

The TPS7H5004-SP is a dual output radiation-hardness-assured PWM controller suited for usage in non-synchronous push-pull and full-bridge topologies. The controller has configurable leading edge blank time. The maximum duty cycle for this device is 50% and the DCL pin must be connected to AVSS.



## 9.2 Functional Block Diagram



**9-1. TPS7H5001-SP Functional Block Diagram**





图 9-2. TPS7H5002-SP Functional Block Diagram



**图 9-3. TPS7H5003-SP Functional Block Diagram**




图 9-4. TPS7H5004-SP Functional Block Diagram

## 9.3 Feature Description

### 9.3.1 VIN and VLDO

During steady state operation, the input voltage of the TPS7H500x-SP must be between 4 V and 14 V. A minimum bypass capacitance of at least 0.1  $\mu\text{F}$  is needed between VIN and AVSS. The input bypass capacitors should be placed as close to the controller as possible.

The voltage applied at VIN serves as the input for the internal regulator that generates the VLDO voltage (5 V). At input voltages less than 5 V, the VLDO voltage will follow the voltage at VIN. Recommended capacitance for VLDO is 1  $\mu\text{F}$ . The EN and/or DCL pin can be tied to VLDO, but otherwise it is recommended to not externally load this pin due to limited output current capability.

A voltage divider connected between VIN and the EN pin can adjust the input voltage UVLO appropriately.

### 9.3.2 Start-Up


Before the primary outputs of the controller will start switching, the following conditions must be met:

- VLDO exceeds the rising UVLO threshold of 3.55 V (typical)
- The internal 0.613 V reference voltage is available
- The enable signal EN is above the rising voltage threshold of 0.6 V (typical)
- The FAULT pin voltage is below the rising voltage threshold of 0.6 V (typical)
- The device junction temperature is below the thermal shutdown threshold of 175°C (typical)

Once all of the aforementioned conditions are satisfied, the soft-start process will be initiated.

### 9.3.3 Enable and Undervoltage Lockout (UVLO)

There are several methods for enabling the TPS7H500x-SP through the EN pin. The pin can be tied directly to VLDO, which would allow for the device to be enabled as soon as the voltage on VLDO surpasses the rising edge voltage threshold of the EN pin. The pin can also be driven with an externally generated signal or a compatible PGOOD signal for instances in which sequencing is desired. Lastly, two resistors can be used to program the controller to enable when VIN surpasses a user determined threshold, as shown in [Figure 9-5](#). The two resistors are configured as a divider, with one between VIN and EN and the other between EN and AVSS.



**Figure 9-5. Enable Pin Configuration Using Two External Resistors**

Using [Equation 1](#), the user can calculate the value for  $R_{UVLO\_TOP}$  for a chosen value of  $R_{UVLO\_BOT}$  based on the desired maximum start-up voltage for the device. With these selected resistors [Equation 2](#) can be used to determine the minimum start-up voltage.

$$R_{UVLO\_TOP} = R_{UVLO\_BOT} \times \left( \frac{V_{START\_MAX}}{V_{EN\_RISING\_MAX}} - 1 \right) \quad (1)$$


$$V_{START\_MIN} = V_{EN\_RISING\_MIN} \times \left( \frac{R_{UVLO\_TOP}}{R_{UVLO\_BOT}} + 1 \right) \quad (2)$$

In the two-resistor configuration of [Figure 9-5](#), the controller will also shut down due to undervoltage lockout when the input voltage falls below a particular threshold. This is due to the hysteresis of the EN pin. In order to determine the voltages at which shutdown is expected to occur, use [Equation 3](#) and [Equation 4](#).

$$V_{STOP\_MAX} = V_{EN\_FALLING\_MAX} \times \left( \frac{R_{UVLO\_TOP}}{R_{UVLO\_BOT}} + 1 \right) \quad (3)$$

$$V_{STOP\_MIN} = V_{EN\_FALLING\_MIN} \times \left( \frac{R_{UVLO\_TOP}}{R_{UVLO\_BOT}} + 1 \right) \quad (4)$$

It is important to note that the user should take care when selecting the values for  $R_{UVLO\_TOP}$  and  $R_{UVLO\_BOT}$ . It is recommended to optimize the selection of these resistors for start-up in order to ensure proper operation. The UVLO value must be approximately 75% or less of the input voltage in order to ensure that the device turns on as expected under all circumstances. Setting the UVLO any higher may cause issues with the turn-on of the device. [Figure 9-6](#) shows the expected start-up and UVLO voltages on a 12-V rail where the maximum start-up voltage is 90% of the nominal input voltage. In this instance, turn-off will occur when the input voltage falls to between 75% and 65% of its nominal value.



**Figure 9-6. Start-Up and UVLO Values for Two-Resistor Configuration With  $V_{IN} = 12\text{ V}$**

### 9.3.4 Voltage Reference

Each device generates an internal 1.23-V bandgap reference that is utilized throughout the various control logic blocks. This is the voltage present on the REFCAP pin during steady state operation. This voltage is divided down to 0.613 V to produce the reference for the error amplifier. The error amplifier reference is measured at the COMP pin to account for offsets in the error amplifier and maintains regulation within +0.7%/-1% across line, load, temperature, and TID as shown in [Section 8](#). This tight reference tolerance allows for the user to design a

highly accurate power converter. A 470-nF capacitor to ground is required at the REFCAP pin for proper electrical operation as well as to ensure robust SET performance of the device.

### 9.3.5 Error Amplifier

Each TPS7H500x-SP controller uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS pin voltage or the internal 0.613-V voltage reference. The transconductance of the error amplifier is 1800  $\mu\text{A/V}$  during normal operation. The frequency compensation network is connected between COMP pin and AVSS. The error amplifier DC gain is typically 10,000 V/V.

### 9.3.6 Output Voltage Programming

The output voltage of the power converter is set by using a resistor divider from  $V_{\text{OUT}}$  of the converter to the VSENSE pin. The output voltage must be divided down to nominal voltage reference of 0.613 V. 式 5 can be used to select  $R_{\text{BOTTOM}}$ .

$$R_{\text{BOTTOM}} = \frac{V_{\text{REF}}}{V_{\text{OUT}} - V_{\text{REF}}} \times R_{\text{TOP}} \quad (5)$$

where:

- $V_{\text{REF}}$  is 0.613 V (typical)
- $V_{\text{OUT}}$  is the desired output voltage
- $R_{\text{TOP}}$  is the value of the top resistor, selected by the user (i.e. 10 k $\Omega$ )

The recommendation is to use high tolerance resistors (1% or less) for  $R_{\text{BOTTOM}}$  and  $R_{\text{TOP}}$  for improved output voltage setpoint accuracy.

### 9.3.7 Soft Start (SS)

The soft-start circuit increases the output voltage of the converter gradually until the steady-state programmed output is reached. During soft start, the error amplifier uses the voltage on the soft-start pin as its reference until the SS pin voltage rises above  $V_{\text{REF}}$ . Once the voltage at SS pin is above  $V_{\text{REF}}$ , the soft-start period is complete. Note that the voltage at SS pin will continue to rise and once it reaches 1 V, the synchronous rectifier outputs of the controller will become active.

A capacitor between the SS pin and AVSS controls the soft-start time of the PWM controller. The following equation can be used to select the capacitor for the desired soft-start time:

$$C_{\text{SS}} = \frac{t_{\text{SS}} \times I_{\text{SS}}}{V_{\text{REF}}} \quad (6)$$

where:

- $t_{\text{SS}}$  is the desired soft-start time
- $V_{\text{REF}}$  is voltage reference of 0.613 V (typical)
- $I_{\text{SS}}$  is the soft-start charging current of 2.7  $\mu\text{A}$  (typical)

### 9.3.8 Switching Frequency and External Synchronization

Each TPS7H500x-SP controller has three modes for setting the switching frequency of the device: internal oscillator, external synchronization, and primary-secondary. The device is placed on one of these modes through unique configurations of the RT and SYNC pins. Primary-secondary mode can be used when it is desired for two controllers to have synchronized switching without the use of the external clock.

#### 9.3.8.1 Internal Oscillator Mode

A resistor from the RT pin to AVSS sets the switching frequency of the device. The TPS7H500x-SP controller has a switching frequency range of 100 kHz to 2 MHz. In internal oscillator mode, the RT pin must be populated or the controller will not perform any switching. 式 7 shows the calculation determining the RT value for a desired switching frequency. The curve in 図 9-7 shows the RT value that corresponds to a given switching frequency for the TPS7H5001-SP.

$$RT = \frac{112000}{f_{sw}} - 19.7 \quad (7)$$

where:

- RT is in kΩ
- $f_{sw}$  is in kHz




Figure 9-7. RT vs Switching Frequency

In this mode, the SYNC pin is configured as an output and produces a clock signal with a frequency that is twice that of the switching frequency set by RT. As such, this clock signal has a range of 200 kHz to 4 MHz. This SYNC output clock signal is in phase with the switching frequency of the device. Figure 9-8 shows typical waveforms for the controller in this mode of operation. Note that the OUTB waveform is only applicable for TPS7H5001-SP and TPS7H5004-SP.





Figure 9-8. Switching Waveforms for Internal Oscillator Mode

### 9.3.8.2 External Synchronization Mode

Each controller can be used in external synchronization mode by leaving the RT pin floating and applying a clock to the SYNC pin. Note that the RT pin configuration sets the oscillator mode of the controller and must be left floating for this mode of operation. The external clock that is applied must be set to twice the desired switching frequency (i.e. a 1-MHz applied clock is needed for 500-kHz switching frequency). The external clock must be in the range of 200 kHz to 4 MHz with a duty cycle between 40% and 60%. It is recommended to use an external clock with 50% duty cycle. The controller will internally invert the clock signal that is applied at the SYNC pin during this mode. Since the controller does not perform any switching with RT floating, the applied clock must be



present before OUTA and OUTB will become active for external synchronization mode. [Figure 9-9](#) shows the switching waveforms for the controller in external synchronization mode. Note that the OUTB waveform is only applicable for TPS7H5001-SP and TPS7H5004-SP.




**Figure 9-9. Switching Waveforms for External Synchronization Mode**

### 9.3.8.3 Primary-Secondary Mode


Two TPS7H500x-SP controllers can be operated in a primary-secondary mode by utilizing the SYNC pin. As mentioned in the [Internal Oscillator](#) section, when RT is selected to provide the desired switching frequency, SYNC outputs a clock signal at twice the switching frequency. As such, the clock input generated by the primary device can be used as the clock input at SYNC for the secondary controller, which would operate in external synchronization mode. This means that the RT pin of the primary device should be populated while the corresponding pin of the secondary device would be left floating.

The primary-secondary mode would be useful in a couple of scenarios. The first is for two independent converters that need to be synchronized to the same switching frequency. In this instance, the converters can be two converters can have different operating conditions or topologies. Besides the shared SYNC signal, there are no connections between the two converters.



**9-10. Primary-Secondary Mode Configuration for Two Independent Converters**

In a second scenario, two controllers can be used to design a single interleaved converter with phases in parallel. In this design, the VSENSE, COMP, SS, and HICC pins would need to be connected in addition to the shared SYNC connection.



**9-11. Primary-Secondary Mode Configuration for Parallel Operation**

When using two controllers in primary-secondary mode, it is important to note that secondary controller will invert the clock signal that it receives from the primary controller. As such, there will be phase shift between the switching outputs of the primary and secondary controllers. This phase shift from an output (i.e. OUTA) on the primary controller to the corresponding output on the secondary controller will be 90° or 270°, depending on when the secondary device synchronizes to its clock input. Note that in 9-12, the waveforms for OUTB are only applicable for TPS7H5001-SP and TPS7H5004-SP.




图 9-12. Switching Waveforms for Primary-Secondary Mode

The three operational modes for the controller are summarized in 表 9-1.

表 9-1. Oscillator Modes and Configurations

MODE	RT	SYNC	SWITCHING FREQUENCY
Internal oscillator	Populated with resistor to AVSS.	Configured as output. Generates in-phase clock at twice the switching frequency.	Configurable from 100 kHz to 2 MHz depending on RT value.
External synchronization	Floating.	Configured as input. Accepts 200-kHz to 4-MHz external clock that is inverted internally.	Synchronized to SYNC input clock at 1/2 of the clock frequency. Switching is out-of-phase with external clock.
Primary-secondary	Populated with resistor to AVSS on primary device. Floating on secondary device.	Configured as output on primary device. Configured as input on secondary device. The SYNC pins of primary and secondary devices are connected.	Configurable from 100 kHz to 2 MHz depending on RT value of primary device. Secondary device switching is either 90° or 270° out-of-phase with primary device.

### 9.3.9 Primary Switching Outputs (OUTA/OUTB)

The controllers in the TPS7H500x-SP series either have a single primary output (OUTA) or dual primary outputs (OUTA and OUTB). 表 9-2 below shows the primary switching outputs that are available for each of the devices. Due to the roughly 150-mA peak current capability of each primary switching output, an external gate drive solution is recommended. For those controllers that support buck and single ended isolated applications (TPS7H5001-SP, TPS7H5002-SP, and TPS7H5003-SP), OUTA provides the gate control signal for the main switch in the topology. For push-pull and full-bridge applications, OUTA and OUTB both provide control signals for the main primary switches. Note that OUTB is only active when the duty cycle limit is set to 50% by connecting DCL pin to AVSS, and this DCL option is only valid for TPS7H5001-SP and TPS7H5004-SP (see [Duty Cycle Programmability](#) for more details). For the two output controller options, OUTA and OUTB are not perfectly matched and will vary based on the COMP voltage in a given switching cycle.

**表 9-2. Available Primary Output(s) for TPS7H500x-SP**

DEVICE	OUTA	OUTB
TPS7H5001-SP	Yes	Yes
TPS7H5002-SP	Yes	No
TPS7H5003-SP	Yes	No
TPS7H5004-SP	Yes	Yes

### 9.3.10 Synchronous Rectifier Outputs (SRA and SRB)

For applications in which synchronous rectification (SR) is desired in order to increase overall converter efficiency, there are TPS7H500x-SP controllers with a single SR output (SRA) or dual SR outputs (SRA and SRB). 表 9-3 below shows the synchronous rectifier outputs that are available for each of the devices. Similar to the primary switching outputs, the peak current capability is roughly 150 mA and an external gate drive solution is recommended. The TPS7H5001-SP is the only controller in the series that contains the SRB output, and this output is only active when the duty cycle limit is set to 50% by connecting the DCL pin to AVSS. The SRA/SRB outputs will be off during the soft-start period and start switching when the voltage on SS exceeds 1 V. A small voltage transient may appear on the converter output when SRA/SRB become active.

**表 9-3. Available Synchronous Rectifier Output(s) for TPS7H500x-SP**

DEVICE	SRA	SRB
TPS7H5001-SP	Yes	Yes
TPS7H5002-SP	Yes	No
TPS7H5003-SP	Yes	No
TPS7H5004-SP	No	No

### 9.3.11 Dead Time and Leading Edge Blank Time Programmability (PS, SP, and LEB)

While the TPS7H5003-SP has a fixed dead time (50 ns typical), the TPS7H5001-SP and TPS7H5002-SP allow for the user to program two independent dead times,  $TD_{SP}$  and  $TD_{PS}$ , as shown in 图 9-13. This allows for the dead times to be optimized by the user in order to prevent shoot-through between the primary and synchronous switches while attaining the best possible converter efficiency. The dead time  $TD_{PS}$  between primary output (OUTA/OUTB) turn-off to synchronous rectifier (SRA/SRB) turn-on, can be programmed using a resistor from PS to AVSS. Likewise, the dead time  $TD_{SP}$  between synchronous rectifier turn-off and primary output turn-on is set using a resistor from SP to AVSS. The equation for determining the values of  $R_{PS}$  and  $R_{SP}$  required for a desired dead time is shown in 式 8.

$$R_{PS} = R_{SP} = 1.207 \times DT - 8.858 \quad (8)$$

where:

- DT is the desired dead time in ns
- $R_{PS}$  and  $R_{SP}$  are in k $\Omega$

If the PS and SP pins are left floating, the dead time will be set to a minimum value of 8 ns (typical). When these pins are populated, it is recommended to use a minimum resistor value of 10 k $\Omega$  for  $R_{PS}$  and  $R_{SP}$ . The maximum resistor value to be used is 300 k $\Omega$ . As mentioned in [Soft-Start \(SS\)](#) and [Synchronous Rectifier Outputs \(SRA and SRB\)](#), the SR outputs will be disabled during soft start, so the dead time is observed only after this sequence is complete.

After OUTA or OUTB goes high, a leading edge blank time is implemented to remove any transient noise from the current sensing loop. While the leading edge blank time is fixed (50-ns typical) for TPS7H5003-SP, the leading edge blank time for all other devices in the TPS7H500x-SP series is programmable by placing an external resistor from LEB to AVSS. This pin cannot be left floating and a minimum resistor value of 10 k $\Omega$  is required from LEB to AVSS. The maximum resistor value that should be used is 300 k $\Omega$ . The equation for determining the value of  $R_{LEB}$  for a desired leading edge blank time is shown in [式 9](#).

$$R_{LEB} = 1.212 \times LEB - 9.484 \quad (9)$$


where:

- LEB is the desired leading edge blank time in ns
- $R_{LEB}$  is in k $\Omega$

**表 9-4. Dead Time and Leading Edge Blank Time Configurations for TPS7H500x-SP**

DEVICE	DEAD TIME	LEADING EDGE BLANK TIME
TPS7H5001-SP	Resistor programmable	Resistor programmable
TPS7H5002-SP	Resistor programmable	Resistor programmable
TPS7H5003-SP	Fixed (50-ns typical)	Fixed (50-ns typical)
TPS7H5004-SP	Not applicable	Resistor programmable

In [图 9-13](#), the dead times and leading edge blank times are shown for the switching waveforms. This figure also illustrates the minimum on-time of the device, which is comprised of the programmed blank time  $T_{LEB}$  and an internal logic delay  $t_d$ . Note that the dead-time waveforms for OUTB/SRB are only applicable for TPS7H5001-SP.



9-13. Outputs Timing Waveforms

### 9.3.12 Pulse Skipping

In order to prevent converter operational issues related to the minimum on-time of the controller, specifically during high frequency operation, a pulse skipping mode has been implemented for the TPS7H500x-SP controllers. During this mode, the primary outputs (OUTA/OUTB) will stop switching periodically. For the controllers with SR outputs, SRA/SRB remain on during pulse skipping if the soft-start period has ended. If the device enters into pulse skipping during the soft-start sequence, SRA/SRB remain off since the outputs are not yet active. Having a minimum on-time that is too long in duration during high frequency operation can lead to an issue such as inductor current runaway during the soft-start period. Pulse skipping allows for overcoming this issue by reducing the peak inductor current during the startup period. In high frequency converter designs where the  $V_{IN}$  to  $V_{OUT}$  ratio of the converter may lead to required duty cycles that are less than the minimum on-time, the controller outputs will skip pulses in order to maintain the required output voltage. Pulse skipping will occur when both of the following conditions are present:

- The voltage at the COMP pin is less than 0.3 V at the rising edge of the system clock
- The previous duty cycle was less than 25%

When the duty cycle limit of the controller is set to 50% and both OUTA and OUTB are active, the number of pulses skipped by each of the primary outputs will be equal. This will ensure the volt-second balance is maintained across the transformer and that flux-walking that leads to transformer saturation is avoided in isolated topologies such as the push-pull.

### 9.3.13 Duty Cycle Programmability

The TPS7H5001-SP, TPS75002-SP, and TPS7H5003-SP each have a configurable maximum duty cycle using the DCL pin. The TPS7H5004-SP only supports 50% maximum duty cycle and the DCL pin must be connected to AVSS. 表 9-5 shows the allowable maximum duty cycle limits for each device.

**表 9-5. Allowable Duty Cycle Limits for TPS7H500x-SP**

DEVICE	DUTY CYCLE LIMIT OPTIONS
TPS7H5001-SP	50%, 75%, 100%
TPS7H5002-SP	75%, 100%
TPS7H5003-SP	75%, 100%
TPS7H5004-SP	50%

For applications in which 100% duty cycle is needed, the user should select one of the three compatible devices and connect DCL to VLDO. For other applications which require a duty cycle limit restriction, the DCL pin could be connected to AVSS for 50% duty cycle limit or left floating for 75% maximum duty cycle. Note that only TPS7H5001-SP and TPS7H5004-SP support the 50% duty cycle limit (DCL = AVSS), and OUTB/SRB are only active in this configuration. The 50% duty cycle limit case is intended to support applications such as the push-pull that require two primary switching outputs, and in the case of the TPS7H5001-SP, two synchronous rectification outputs. If the controller is being operated in external synchronization mode, the most precise duty cycle limiting results are obtained when the applied system clock has a 50% duty cycle. Specifically, for the case when the duty cycle limit is set to 75% (DCL = floating) in the supported devices, there may be some variation of the duty cycle limit that is dependent on the duty cycle of the external clock applied at SYNC.


**表 9-6. DCL Pin Configurations**

MAXIMUM DUTY CYCLE (NOMINAL)	DCL CONNECTION
100%	VLDO
75%	Floating
50%	AVSS

### 9.3.14 Current Sense and PWM Generation (CS\_ILIM)

The CS\_ILIM pin is driven by a signal representative of the transformer primary-side current. The current signal has to have compatible input range of the COMP pin. As shown in [图 9-14](#), the COMP pin voltage is used as the reference for the peak current. Note that the OUTB waveform is only applicable for TPS7H5001-SP and TPS7H5004-SP. The primary side signals, OUTA/OUTB, are turned on by the internal clock signal and turned off when sensed peak current reaches the COMP/2 pin voltage. Note that this peak sensed current signal that is compared to COMP/2 at the PWM comparator contains an offset voltage of 150 mV. The CS\_ILIM pin is also used to configure the current limit for the controller.





**图 9-14. Peak Current Mode Control and PWM Generation**

A resistor is needed from CS\_ILIM to AVSS is used to detect current for both proper PWM operation and overcurrent protection. The current limit threshold  $V_{CS\_ILIM}$ , is specified as 1.05 V (nominal) in the electrical specifications. This indicates that when the voltage on this pin reaches this threshold, the device will go into hiccup mode. 式 10 shows the calculation for determining the value of the sense resistor for a selected current limit.

$$R_{CS} = \frac{V_{CS\_ILIM}}{I_{LIM}} \quad (10)$$

Note that the value of  $I_{LIM}$  has to account for where and how the current is being sensed. For a forward converter with sense resistor between source of primary FET to AVSS,  $I_{LIM}$  will be referred to the primary side of the converter.

$$I_{LIM} = I_{L,PEAK} \times \frac{N_S}{N_P} \quad (11)$$

式 11 shows the calculation for determining  $I_{LIM}$  in the design of a forward converter, where:

- $I_{L,PEAK}$  is the peak output inductor current desired to activate the overcurrent protection
- $N_S$  is the number of secondary turns for the power transformer
- $N_P$  is the number of primary turns for the power transformer

In the design of a buck converter which senses the high side current via a current sense transformer, 式 12 can be used for determining  $I_{LIM}$  for this instance.

$$I_{LIM} = I_{L,PEAK} \times \frac{N_{CSP}}{N_{CSS}} \quad (12)$$

In this equation:

- $I_{L,PEAK}$  is the peak output inductor current desired to activate the overcurrent protection
- $N_{CSP}$  is the number of primary turns of the current sense transformer
- $N_{CSS}$  is the number of secondary turns of the current sense transformer

Regardless of the topology, the user should ensure that there is sufficient margin between the peak current during normal operation and the overcurrent trip point when determining the value of  $R_{CS}$ .

### 9.3.15 Hiccup Mode Operation (HICC)

Once the voltage at CS\_ILIM exceeds 1.05 V, the device will execute cycle-by-cycle current limiting. The controller output is turned on at the beginning of each cycle until such point that CS\_ILIM voltage reaches the current sense threshold  $V_{CS\_ILIM}$ , when the output is turned off. At the same time, each time the voltage at CS\_ILIM reaches 1.05 V, the capacitor at  $C_{HICC}$  is charged via a 80- $\mu$ A current (hiccup delay current). This hiccup delay current is terminated at the end of the clock cycle. As long as there is still an overcurrent being detected, the cycle-by-cycle limiting will continue until the voltage on  $C_{HICC}$  reaches 0.6 V. This cycle-by-cycle limiting period is referred to as the delay mode. As such, the capacitor  $C_{HICC}$  can be chosen to dictate the amount of time that the controller will spend in delay mode.


$$C_{HICC} = \frac{t_{delay} \times 80 \mu A}{0.6 V} \quad (13)$$


Note that this equation is an approximation since:

- depending on the system behavior and if  $C_{HICC}$  has been charged previously,  $C_{HICC}$  may not start at 0 V as assumed by the equation
- the 80- $\mu$ A charging current is a pulsed current, the duration of which will be dictated by the nature of the overcurrent (that is, when the current sense threshold is reached during each clock cycle)

After the voltage on HICC pin reaches 0.6 V, the SS pin of the controller is discharged and switching stops. The voltage on HICC is then quickly pulled up to 1 V with the pull-up current limited to approximately 1 mA. Once HICC voltage reaches 1 V, the 1- $\mu$ A hiccup restart current begins to discharge  $C_{HICC}$ . The controller will not switch until HICC voltage falls to 0.3 V. Once the voltage falls to 0.3 V, the controller will initiate its soft-start sequence again. If the overcurrent has disappeared, normal operation will resume. The hiccup time, which is the entire non-switching period, can be calculated using 式 14.

$$t_{HICC} = \frac{C_{HICC} \times (1 V - 0.3 V)}{1 \mu A} \quad (14)$$

In summary, the capacitor  $C_{HICC}$  on the HICC pin controls the amount of time the controller spends performing cycle-by-cycle limiting before switching stops, and also controls the amount of time switching is disabled before re-start is attempted again. It is recommended to use a minimum of 3.3 nF for  $C_{HICC}$ .  9-15 shows the typical behavior during hiccup mode. Note that the OUTB and corresponding CS\_ILIM waveforms are only applicable for TPS7H5001-SP and TPS7H5004-SP.



9-15. Cycle-by-Cycle Current Limit Delay Timer and Hiccup Restart Timer

### 9.3.16 External Fault Protection (FAULT)


The FAULT pin provides the user with flexibility to implement additional protections for the converter, such as input overcurrent protection or overvoltage protection, if desired. This pin can also be utilized in the event that the user desires more stringent protections than what is offered by the controller (i.e. thermal shutdown). The user can design external logic circuitry to generate the signal necessary to drive this pin based on the protection function. If the voltage on the FAULT pin exceeds 0.6 V (typical) for a duration specified by the FAULT minimum pulse width, a fault shutdown will occur. This FAULT minimum pulse width duration, which is between 0.4 μs and 1.4 μs, is intended to prevent any spurious triggering due to short-term transients. Since any short-term transient event detected on this pin that is less than 1.4 μs in duration may not activate the FAULT pin, these events should be properly evaluated by the user in order to determine the impact to the overall system. Once the fault is detected, the SS pin is discharged and the controller outputs stop switching and stay low as long as the rising threshold is exceeded on the pin. Once the fault has subsided and the voltage of FAULT falls below the falling threshold of 0.5 V (typical), the TPS7H500x-SP enters a delay period that is dependent on the switching frequency. This delay is approximately equal to 15 switching frequency cycles in addition to an internal logic delay. The soft-start sequence is again initiated after the delay period has finished. 式 15 can be used to determine the length of the fault delay.

$$t_{dFLT} = \frac{14700}{f_{sw}} + 2 \quad (15)$$

In this equation:

- $t_{dFLT}$  is the fault delay duration in  $\mu s$
- $f_{sw}$  is the switching frequency in kHz

If the FAULT threshold is exceeded during the delay, the entire sequence is started again. [Figure 9-16](#) shows the switching waveforms when the fault mode has been activated in the controller. Note that the OUTB waveforms are only applicable for TPS7H5001-SP and TPS7H5004-SP.



**Figure 9-16. Switching Waveforms During Fault Mode**

### 9.3.17 Slope Compensation (RSC)

When utilizing peak current mode control in switching power converter design, the converter can enter into an unstable state when the duty cycle for the main power switch rises above 50%. Essentially, the converter will be in a state where the error between the peak current and average current increases with each subsequent switching cycle. This instability, known as subharmonic oscillation, can be mitigated by adding slope compensation. For the TPS7H500x-SP, the slope compensation is in the form of a voltage ramp that is subtracted from the error amplifier output divided down by the parameter CCSR (COMP to CS\_LIM ratio). The minimum slope compensation for stability over the entire duty cycle range is equal to  $0.5 \times m$ , where  $m$  is the inductor falling current slope. The recommended slope compensation is  $1 \times m$ , as any increase above this value will not improve stability.

For a typical buck converter, setting the slope compensation equal to the downward slope of the sensed current waveform yields the calculation in 式 16.

$$SC = \frac{V_{OUT}}{L} \times \frac{N_{CSP}}{N_{CSS}} \times R_{CS} \quad (16)$$

where:

- SC is the slope compensation value in V/μs
- L is the output inductor value in μH
- N<sub>CSP</sub> is the number of primary turns of the current sense transformer
- N<sub>CSS</sub> is the number of secondary turns on the current sense transformer
- R<sub>CS</sub> is the value of the current sense resistor in Ω

If no current sense transformer is used, set N<sub>CSP</sub> / N<sub>CSS</sub> to 1.

The slope compensation for the forward converter will be similar with the note that the sensed current waveform would also need to take into account the turns ratio of the main power transformer.

$$SC = \frac{V_{OUT}}{L} \times \frac{N_S}{N_P} \times \frac{N_{CSP}}{N_{CSS}} \times R_{CS} \quad (17)$$

where:

- N<sub>S</sub> is the number of secondary turns of the power transformer
- N<sub>P</sub> is the number of primary turns of the power transformer

For the TPS7H500x-SP controllers, a resistor from the RSC pin to AVSS can be used to set the desired slope compensation. 式 18 shows the calculation for determining the proper resistor value for RSC.


$$RSC = \frac{28.3}{SC^{1.1}} \quad (18)$$

where:

- SC is the desired slope compensation is V/μs
- RSC is in kΩ

### 9.3.18 Frequency Compensation

Since the TPS7H500x-SP uses a transconductance error amplifier (OTA), either Type 2A or Type 2B frequency compensation can be applied. The primary difference between the two compensation schemes is that Type 2A has an additional capacitor C<sub>HF</sub> in parallel with R<sub>COMP</sub> and C<sub>COMP</sub> in order to provide high-frequency noise attenuation. These components will be connected between the COMP pin of the controller, which is the OTA output, and AVSS.



9-17. TPS7H500x-SP Frequency Compensation Options

For any of the topologies supported by the TPS7H500x-SP, the following procedure and equations can be used to select the compensation components. All parameters in the equations are in standard units unless otherwise indicated (that is, H for inductance, F for capacitance, Hz for frequency, and so on).

1. Select the desired crossover frequency ( $f_c$ ) for the converter.
2. Calculate  $R_{COMP}$  based on the selected crossover frequency  $f_c$ .

$$1. \quad R_{COMP} = \frac{2\pi \times f_c \times V_{OUT} \times C_{OUT}}{g_{m_{ea}} \times V_{REF} \times g_{m_{PS}}} \quad (19)$$

where:

- $g_{m_{ea}}$  is the error amplifier transconductance of  $1800 \times 10^{-6}$  A/V (typical)
  - $V_{REF}$  is the 0.613 V reference voltage (typical)
  - $g_{m_{PS}}$  is the power stage transconductance (see 式 23)
2. Calculate  $C_{COMP}$  to place compensation zero at the location of the power stage dominant pole.

$$C_{COMP} = \frac{V_{OUT} \times C_{OUT}}{I_{OUT} \times R_{COMP}} \quad (20)$$

3. Determine the output capacitor ESR zero location (optional).

$$f_{ESR} = \frac{1}{2\pi \times C_{OUT} \times ESR} \quad (21)$$

4. Select the capacitor  $C_{HF}$  to provide a high frequency pole to compensate for the ESR zero (optional).

$$C_{HF} = \frac{1}{2\pi \times R_{COMP} \times f_{ESR}} \quad (22)$$

For different power converter topologies, the primary change to the compensation selection procedure will be the determination of the power stage transconductance  $gm_{PS}$ . The power stage transconductance can be calculated as shown in 式 23.

$$gm_{PS} = \frac{N_P \times N_{CSS}}{CCSR \times R_{CS} \times N_S \times N_{CSP}} \quad (23)$$

where:

- $N_P$  is the number of primary turns on the main power transformer (set to 1 if no transformer is used)
- $N_S$  is the number of secondary turns on the main power transformer (set to 1 if no transformer is used)
- $N_{CSP}$  is the number of primary turns on the current sense transformer (set to 1 if no transformer is used)
- $N_{CSS}$  is the number of secondary turns of the current sense transformer (set to 1 if no transformer is used)
- $R_{CS}$  is the selected value of the current sense resistor
- $CCSR$  is the ratio to COMP of CS\_ILIM

Note that for the TPS7H500x-SP controllers, the sensed current waveform is compared to the voltage at COMP divided down by the factor CCSR at the PWM comparator, which is accounted for in the denominator of the equation. For buck converters, all turns for the main power transformer can be set equal to 1 and the equation still applies.

### 9.3.19 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 160°C (typical).

## 9.4 Device Functional Modes

The TPS7H500x-SP series uses fixed frequency, peak current mode control. Each controller regulates the peak current and duty cycle of the converter. The internal oscillator initiates the turn-on of the primary output used as the gate driver input for the power switch. The external power switch current is sensed through an external resistor and compared via internal comparator. The voltage generated at the COMP pin is stepped down via internal resistors. When the sensed current reaches the stepped down COMP voltage, the power switch is then turned off.





**表 10-1. Design Parameters**

DESIGN PARAMETER	VALUE
Output voltage	5 V
Maximum output current	20 A
Output current pre-load	0.5 mA
Operating temperature	25°C
Switching frequency	500 kHz
Peak input current limit	14 A
Target bandwidth	~10 kHz

## 10.2.2 Detailed Design Procedure

### 10.2.2.1 Switching Frequency

The synchronous push-pull converter was designed to operate at a switching frequency of 500 kHz. For space-grade converter designs, the benefits of GaN power devices over silicon counterparts are readily apparent at this switching frequency. Using 式 7, the required  $R_T$  resistor for the desired frequency can be determined as shown in 式 24.

$$R_T = \frac{112000}{500} - 19.7 = 204.3 \text{ k}\Omega \quad (24)$$

A standard resistor value of 205 k $\Omega$  is selected for the design.

### 10.2.2.2 Output Voltage Programming Resistors

The converter has an output voltage of 5 V. The feedback resistor divider connected to  $V_{SENSE}$  should be selected to correspond to the selected  $V_{OUT}$ . With a resistor of 10 k $\Omega$  selected for  $R_{TOP}$ , the value of the bottom resistor in the divider can be calculated.

$$R_{BOTTOM} = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R_{TOP} \quad (25)$$

$$R_{BOTTOM} = \frac{0.613 \text{ V}}{5 \text{ V} - 0.613 \text{ V}} \times 10 \text{ k}\Omega = 1.397 \text{ k}\Omega \quad (26)$$

The values for  $R_{TOP}$  and  $R_{BOT}$  needed are 10 k $\Omega$  and 1.4 k $\Omega$ , respectively.

### 10.2.2.3 Dead Time

For GaN power semiconductor devices, a key characteristic that has to be taken into consideration is the voltage drop of the GaN FET while it is operating in reverse conduction mode. While the GaN FET does not have a body diode that is inherent in the silicon FET, it does still have the ability to conduct current in the reverse direction with behavior that is similar to a diode. When conducting in the reverse direction, the source-drain voltage of the GaN FET can be quite large. Thus, to reduce the dead-time losses and maximize efficiency, the dead time was set to a value of approximately 25 ns. Based on the selected value, 式 8 can be used to calculate the resistors needed to attain the desired dead time.

$$R_{PS} = R_{SP} = 1.207 \times 25 - 8.858 = 21.3 \text{ k}\Omega \quad (27)$$

The standard resistor value of 20.5 k $\Omega$  was selected for both  $R_{PS}$  and  $R_{SP}$ .

#### 10.2.2.4 Leading Edge Blank Time

The leading edge blank time was initially chosen to be roughly 50 ns. This value was the initial approximation based on any ringing or transient spikes that were expected to be seen on the sensed current waveform at the CS\_ILIM pin. Using 式 9, the value of  $R_{LEB}$  was calculated from this desired value.

$$R_{LEB} = 1.212 \times 50 - 9.484 = 51.1 \text{ k}\Omega \quad (28)$$

The value of  $R_{LEB}$  selected was 49.9 k $\Omega$ . Note that the ringing and transient spikes on the sensed current waveform will depend heavily on component placement and parasitics in the PCB layout. The leading edge blank time should also account for any propagation delay that is inherent to the gate driver being used in the application. As such, the value of  $R_{LEB}$  may need to be optimized as the design is tested in accommodate for these factors. Recall that the leading edge blank time is also correlated to the minimum on-time of the device, and extending this value significantly may become a limiting factor for the maximum switching frequency that can be achieved in the design.

#### 10.2.2.5 Soft-Start Capacitor

For this design, the soft-start time is arbitrary. The value of the soft-start capacitor selected was 33 nF. Based on this value, the soft-start time can be calculated.

$$t_{SS} = \frac{C_{SS} \times V_{REF}}{I_{SS}} \quad (29)$$

$$t_{SS} = \frac{33 \text{ nF} \times 0.613 \text{ V}}{2.7 \text{ }\mu\text{A}} = 7.49 \text{ ms} \quad (30)$$

The soft-start time is ~7.5 ms for the design.

#### 10.2.2.6 Transformer

The turns ratio and primary inductance of the transformer will be determined based on the target specifications of the converter. In order to calculate the maximum allowable turns ratio, a duty cycle limit must be selected for the design. Even though DCL will be connected to AVSS to impose a 50% duty cycle limit from the controller to ensure there is no overlap of the primary switching outputs, a maximum duty cycle of approximately 35% is targeted for the design in order to provide sufficient margin to the controller limit. This is due to the fact that the actual duty cycle is greater than calculated duty cycle when accounting for the converter efficiency, and to allow for duty cycle increases during load transient events. 式 31 provides the formulate needed to calculate the maximum turns ratio for this design.

$$N_{PS\_MAX} = \frac{2 \times V_{IN\_MIN} \times D_{LIM}}{V_{OUT} + V_{SR}} \quad (31)$$

$V_{SR}$  is estimated to be 0.5 V for the application and  $D_{LIM}$  is 35% duty cycle limit that was selected.  $N_{PS\_MAX}$  is calculated using the values in 式 32.

$$N_{PS\_MAX} = \frac{2 \times 22 \text{ V} \times 0.35}{5 \text{ V} + 0.5 \text{ V}} = 2.8 \quad (32)$$

A value of 2.5 is selected for the turns ratio for the design.

In order to design for the primary inductance of the transformer, the magnetizing current must be selected. The value of the magnetizing current is a trade-off between transformer size and efficiency, with larger magnetizing current leading to a smaller size due to lower required inductance, but also leading to lower efficiency. A magnetizing current equal to 6% of the output current was initially targeted for this design. With this value, the primary inductance can be calculated using 式 36. The minimum duty cycle expected is needed for this

calculation can be determined using 式 34, where the estimated efficiency  $\eta$  for the converter used in the calculation is 85%.

$$D_{\text{MIN}} = \frac{V_{\text{OUT}} + V_{\text{SR}}}{2 \times V_{\text{IN\_MAX}} \times N_{\text{SP}} \times \eta} \quad (33)$$

$$D_{\text{MIN}} = \frac{5 \text{ V} + 0.5 \text{ V}}{2 \times 36 \text{ V} \times 0.4 \times 0.85} = 0.22 \quad (34)$$

$$L_{\text{P}} = \frac{N_{\text{PS}} \times V_{\text{IN\_MAX}} \times D_{\text{MIN}}}{f_{\text{sw}} \times I_{\text{MAG}}} \quad (35)$$

$$L_{\text{P}} = \frac{2.5 \times 36 \text{ V} \times 0.22}{500 \text{ kHz} \times 0.06 \times 20 \text{ A}} = 33 \mu\text{H} \quad (36)$$

Though the calculated value of  $L_{\text{P}}$  is 33  $\mu\text{H}$ , it may often be challenging to find the exact primary inductance value needed for the transformer design. As such, an inductance of 40  $\mu\text{H}$  was used in the actual design.

The following equations detail the how to calculate transformer primary and secondary currents that are critical for proper design of the transformer. These equations are useful for defining the physical structure of the transformer. Note that these are ideal equations, and the final design should be optimized depending on the application.

$$I_{\text{SEC\_MAX}} = I_{\text{OUT}} + \frac{\Delta I_{\text{L}}}{2} \quad (37)$$

$$I_{\text{SEC\_MAX}} = 20 + \frac{8.51 \text{ A}}{2} = 24.25 \text{ A} \quad (38)$$

$$I_{\text{PRI\_MAX}} = \frac{I_{\text{SEC\_MAX}} + (0.5 \times I_{\text{MAG}})}{N_{\text{PS}}} \quad (39)$$

$$I_{\text{PRI\_MAX}} = \frac{24.25 \text{ A} + (0.5 \times 0.06 \times 20 \text{ A})}{2.5} = 9.94 \text{ A} \quad (40)$$

$$I_{\text{SEC\_MAX (VIN\_MIN)}} = \frac{I_{\text{OUT}} + \left( D_{\text{MAX}} \times \left( \frac{V_{\text{IN\_MIN}}}{N_{\text{PS}}} - V_{\text{OUT}} - V_{\text{SR}} \right) \right)}{2 \times f_{\text{sw}} \times L_{\text{OUT}}} \quad (41)$$

$$I_{\text{SEC\_MAX (VIN\_MIN)}} = \frac{20 \text{ A} + \left( 0.37 \times \left( \frac{22 \text{ V}}{2.5} - 5 \text{ V} - 0.5 \text{ V} \right) \right)}{2 \times 500 \text{ kHz} \times 0.47 \mu\text{H}} = 22.58 \text{ A} \quad (42)$$

$$I_{\text{PRI\_MAX (VIN\_MIN)}} = \frac{I_{\text{SEC\_MIN (VIN\_MIN)}} + (0.5 \times I_{\text{MAG}})}{N_{\text{PS}}} \quad (43)$$

$$I_{PRI\_MAX(VIN\_MIN)} = \frac{17.42 \text{ A} + (0.5 \times 0.06 \times 20 \text{ A})}{2.5} = 9.27 \text{ A} \quad (44)$$

$$I_{SEC\_MIN(VIN\_MIN)} = \frac{I_{OUT} - \left( D_{MAX} \times \left( \frac{V_{IN\_MIN}}{N_{PS}} - V_{OUT} - V_{SR} \right) \right)}{2 \times f_{sw} \times L_{OUT}} \quad (45)$$

$$I_{SEC\_MAX(VIN\_MIN)} = \frac{20 \text{ A} - \left( 0.37 \times \left( \frac{22 \text{ V}}{2.5} - 5 \text{ V} - 0.5 \text{ V} \right) \right)}{2 \times 500 \text{ kHz} \times 0.47 \text{ } \mu\text{H}} = 17.42 \text{ A} \quad (46)$$

$$I_{PRI\_MIN(VIN\_MIN)} = \frac{I_{SEC\_MIN(VIN\_MIN)} - (0.5 \times I_{MAG})}{N_{PS}} \quad (47)$$

$$I_{PRI\_MIN(VIN\_MIN)} = \frac{17.42 \text{ A} - (0.5 \times 0.06 \times 20 \text{ A})}{2.5} = 6.73 \text{ A} \quad (48)$$

$$t_{ON\_MAX} = \frac{(V_{OUT} + V_{SR}) \times N_{PS}}{2 \times f_{sw} \times V_{IN\_MIN}} \quad (49)$$

$$t_{ON\_MAX} = \frac{(5 \text{ V} + 0.5 \text{ V}) \times 2.5}{2 \times 500 \text{ kHz} \times 22 \text{ V}} = 0.63 \text{ } \mu\text{s} \quad (50)$$

$$m_{PRI} = \frac{I_{PRI\_MAX(VIN\_MIN)} - I_{PRI\_MIN(VIN\_MIN)}}{t_{ON\_MAX}} \quad (51)$$

$$m_{PRI} = \frac{9.27 \text{ A} - 6.73 \text{ A}}{0.63 \text{ } \mu\text{s}} = 4072130.16 \frac{\text{A}}{\text{s}} = 4.07 \frac{\text{A}}{\mu\text{s}} \quad (52)$$

$$I_{PRI\_RMS} = \sqrt{D_{MIN} \times \left( \frac{(m_{PRI} \times t_{ON\_MAX})^2}{3} + \left( \frac{m_{PRI}}{2} \times I_{PRI\_MIN(VIN\_MIN)} \times t_{ON\_MAX} \right) + I_{PRI\_MIN(VIN\_MIN)}^2 \right)} \quad (53)$$

$$\begin{aligned} & I_{PRI\_RMS} \\ &= \sqrt{0.22 \times \left( \frac{\left( 4072130.16 \frac{\text{A}}{\text{s}} \times 0.63 \text{ } \mu\text{s} \right)^2}{3} + \left( \frac{4072130.16 \frac{\text{A}}{\text{s}}}{2} \times 6.73 \text{ A} \times 0.63 \text{ } \mu\text{s} \right) + 6.73 \text{ A}^2 \right)} \\ &= 3.55 \text{ A} \end{aligned} \quad (54)$$

### 10.2.2.7 Main Switching FETs

In the push-pull topology, the switching devices on the primary side will see a voltage that is equal to twice that of the input when the devices are off. As such, the GaN FETs selected should have a voltage rating that 3 times higher than the input voltage. The voltage rating for the GaN FETs was conservatively chosen for the primary side as 170 V for this application based on maximum input voltage of 36 V. This was to account for any transient spikes that were seen during operation. Also ensure that the GaN FETs are properly sized based on the primary current calculations in [セクション 10.2.2.6](#).

### 10.2.2.8 Synchronous Rectifier FETs

The maximum voltage stress that will be seen by the synchronous rectifier switch on the secondary side can be calculated using [式 55](#).

$$V_{SR\_STRESS} = V_{OUT} + \frac{V_{IN\_MAX}}{N_{PS}} \quad (55)$$

$$V_{SR\_STRESS} = 5\text{ V} + \frac{36\text{ V}}{2.5} = 19.4\text{ V} \quad (56)$$

Note that the maximum expected voltage is approximately 20 V, but a higher rating should be selected to allow for transient spikes. For the design, an 80-V rated GaN FET was conservatively chosen for the synchronous rectifier. The current rating should be sufficient to handle the maximum secondary current as calculated in [セクション 10.2.2.6](#). In order to reduce the current through GaN FET during the soft-start period, when the controller SRA and SRB signals are off, a Schottky diode can be used in parallel with the synchronous rectifier GaN FETs. This diode would also mitigate the reverse conduction losses attributed to the GaN FET during the dead time and boost the overall efficiency of the system.

### 10.2.2.9 RCD Clamp

A resistor-capacitor-diode clamp circuit can be used to limit the voltage at the switch node. The equations below can be used to determine initial values for the resistor and capacitor, but the circuit will need to be optimized through testing. First, calculate the clamp voltage by determining how much overshoot is allowable at the switch node.

$$V_{CLAMP} = K_{CLAMP} \times N_{PS} \times (V_{OUT} + V_{SR}) \quad (57)$$

The parameter  $K_{CLAMP}$  defines the target overshoot value. For example, set  $K_{CLAMP}$  to 1.5 for 50% allowable overshoot.

Next, the leakage inductance  $L_L$  and peak primary current  $I_{PRI\_MAX}$  of the transformer can be used to approximate the clamp resistor. The clamp capacitor value can be determined thereafter. Note that  $\Delta V_{CLAMP}$  defines the allowable ripple for the clamp capacitor.

$$R_{CLAMP} = \frac{V_{CLAMP}^2}{0.5 \times L_L \times I_{PRI\_MAX}^2 \times \frac{V_{CLAMP}}{V_{CLAMP} - (N_{PS} \times (V_{OUT} + V_{SR}))} \times f_{sw}} \quad (58)$$

$$C_{CLAMP} = \frac{V_{CLAMP}}{\Delta V_{CLAMP} \times V_{CLAMP} \times R_{CLAMP} \times f_{sw}} \quad (59)$$

### 10.2.2.10 Output Inductor

For the output inductor, a ripple current of 40% was targeted for the design. Based on the selected ripple current, 式 60 can be used to determine the output inductor value.  $K_L$  is the current ripple factor, which will be set to 0.4 in this instance.

$$L_{OUT} = \frac{\left(\frac{V_{IN\_MAX}}{N_{PS}} - V_{OUT} - V_{SR}\right) \times D_{MIN}}{f_{sw} \times K_L \times I_{OUT}} \quad (60)$$

$$L_{OUT} = \frac{\left(\frac{36\text{ V}}{2.5} - 5\text{ V} - 0.5\text{ V}\right) \times 0.22}{500\text{ kHz} \times 0.4 \times 20\text{ A}} = 0.5\text{ }\mu\text{H} \quad (61)$$

The value of the inductor selected for the design is 0.47  $\mu\text{H}$ .

### 10.2.2.11 Output Capacitance and Filter

Generally, there are two different calculations that can be used to determine the output capacitance required for the converter. The first calculates the amount of capacitance required to meet the maximum allowable voltage deviation at the output in response to a worst-case load transient as shown in 式 62. The second, shown in 式 64, determines the amount of output capacitance that is needed to meet the output voltage ripple requirements of the design. Once the two different calculations are performed, the maximum of these should be chosen as the output capacitance for the design. The calculations are shown for target voltage ripple of 2% of the output voltage and maximum allowable voltage deviation of 2.5% of the output voltage.

$$C_{OUT} > \frac{\Delta I_{STEP}}{2\pi \times \Delta V_{OUT} \times f_c} \quad (62)$$

$$C_{OUT} > \frac{10\text{ A}}{2\pi \times 0.025 \times 5\text{ V} \times 10\text{ kHz}} = 1.27\text{ mF} \quad (63)$$

$$C_{OUT} > \frac{I_{OUT} \times 2 \times D_{MAX}}{V_{RIPPLE} \times f_{sw}} \quad (64)$$

$$C_{OUT} > \frac{I_{OUT} \times 2 \times 0.37}{0.02 \times 5\text{ V} \times 500\text{ kHz}} = 294.12\text{ }\mu\text{F} \quad (65)$$

Based on the calculations, at least 1.3 mF of output capacitance is required. When selecting capacitors, consider any derating of capacitance that is needed to account for aging, temperature, and DC bias.

For space-grade converter designs, there is another consideration when selecting the output capacitance. This is the impact of radiation induced single event transients (SET). Single energetic particle strikes can lead to momentary variation in the PWM variation of the controller, which in turn can lead to output voltage transients in the converter. Thus, even though the value above provides a minimum value to account for voltage ripple and/or load transients, additional capacitance is likely needed to for adequate SET mitigation. For the design example, approximately 2.3 mF of total output capacitance was used.

An additional output filter can be used to further reduce the noise of the output stage if deemed necessary. This output filter consists of an additional inductor and a small amount of ceramic capacitance. This ceramic capacitance is placed immediately downstream of the main output inductor that was determined in セクション 10.2.2.10. The filter inductance is then located between the added ceramic capacitance and the bulk output capacitance that was determined to be required for the design. This approach can drastically reduce the output

voltage ripple without significantly increasing the size and/or number of components required. The key for the secondary filter design is to choose the resonant frequency such that it is higher than the targeted crossover frequency yet well below the switching frequency and ESR zero of the bulk output capacitance. 式 66, 式 67, and 式 68 can be used to determine the ESR zero as well as the resonant frequency and attenuation of the additional output filter.

$$f_{\text{zero}} = \frac{1}{2\pi \times C_{\text{OUT\_BULK}} \times \text{ESR}_{\text{BULK}}} \quad (66)$$

$$f_{\text{resonant}} = \frac{1}{2\pi \times L_f \times C_{\text{OUT\_BULK}}} \quad (67)$$

$$\text{Att}_{f_{\text{sw}}} = 40\log_{10}\left(\frac{f_{\text{sw}}}{f_{\text{resonant}}}\right) - 20\log_{10}\left(\frac{f_{\text{sw}}}{f_{\text{zero}}}\right) \quad (68)$$

In the event that there is peaking at high frequencies due to the output filter, a resistor can be used to dampen this peaking effect. 式 69 and 式 70 can be used to determine the frequency of the peaking and the value of the resistor needed to provide adequate damping.

$$\omega_o = \frac{2 \times (C_{\text{OUT\_CER}} + C_{\text{OUT\_BULK}})}{L_f \times C_{\text{OUT\_CER}} \times C_{\text{OUT\_BULK}}} \quad (69)$$

$$R_f = \frac{R_{\text{OUT}} \times L_f \times (C_{\text{OUT\_CER}} + C_{\text{OUT\_BULK}}) - \frac{L_f}{\omega_o}}{\frac{R_{\text{OUT}} \times (C_{\text{OUT\_CER}} + C_{\text{OUT\_BULK}})}{\omega_o} - (L_f \times C_{\text{OUT\_CER}})} \quad (70)$$

### 10.2.2.12 Sense Resistor

The converter was designed such that the cycle-by-cycle limiting will begin once the output current reaches roughly 35 A. Given that the peak inductor current at maximum load current is 24.25 A, this provides about 45% margin before an overcurrent event is detected by the controller. The primary side current is being sensed at CS\_ILIM, so the turns ratio must be accounted for when calculating the necessary value of the sense resistor. Likewise, a current sense transformer with turns ratio of 1:100 is used to step down the primary current. The following calculations are used to arrive at the value of  $R_{\text{CS}}$  that translates to the desired output overcurrent level.

$$I_{\text{LIM}} = I_{\text{L,PEAK}} \times \frac{N_s}{N_p} \times \frac{N_{\text{CSP}}}{N_{\text{CSS}}} \quad (71)$$

$$I_{\text{LIM}} = 35 \text{ A} \times \frac{1}{2.5} \times \frac{1}{100} = 0.14 \text{ A} \quad (72)$$

$$R_{\text{CS}} = \frac{V_{\text{CS\_ILIM}}}{I_{\text{LIM}}} \quad (73)$$

$$R_{\text{CS}} = \frac{1.05 \text{ V}}{0.14 \text{ A}} = 7.73 \Omega \quad (74)$$

Based on the calculation, a 7.5-Ω resistor was selected for R<sub>CS</sub>.

### 10.2.2.13 Hiccup Capacitor

For the design, the value of the hiccup capacitor used is the minimum recommended value of 3.3 nF. Based on this value, the delay and hiccup times of the converter after an overcurrent are detected can be calculated.

$$t_{\text{delay}} = \frac{C_{\text{HICC}} \times 0.6 \text{ V}}{80 \mu\text{A}} \quad (75)$$

$$t_{\text{delay}} = \frac{3.3 \text{ nF} \times 0.6 \text{ V}}{80 \mu\text{A}} = 24.75 \mu\text{s} \quad (76)$$

$$t_{\text{HICC}} = \frac{C_{\text{HICC}} \times (1 \text{ V} - 0.3 \text{ V})}{1 \mu\text{A}} \quad (77)$$

$$t_{\text{HICC}} = \frac{3.3 \text{ nF} \times (1 \text{ V} - 0.3 \text{ V})}{1 \mu\text{A}} = 2.31 \text{ ms} \quad (78)$$

Note that as mentioned in [セクション 9.3.15](#), the delay time calculation is an approximation and the actual time depends on the nature of the overcurrent.

### 10.2.2.14 Frequency Compensation Components

For this design, Type 2A compensation was used. With a target crossover frequency of 10 kHz, the guidelines shown in [セクション 9.3.18](#) are used here to determine the compensation values needed for the compensation network. The power stage transconductance is first needed in order to calculate the frequency compensation component values.

$$g_{\text{mPS}} = \frac{N_{\text{P}} \times N_{\text{CSS}}}{\text{CCSR} \times R_{\text{CS}} \times N_{\text{S}} \times N_{\text{CSP}}} \quad (79)$$

$$g_{\text{mPS}} = \frac{2.5 \times 100}{2.06 \times 7.5 \Omega \times 1 \times 1} = 16.2 \frac{\text{A}}{\text{V}} \quad (80)$$

With the power stage transconductance calculated as 16.2 A/V, the values of the external components needed at the COMP pin can be resolved.

$$R_{\text{COMP}} = \frac{2\pi \times f_{\text{c}} \times V_{\text{OUT}} \times C_{\text{OUT}}}{g_{\text{m}_{\text{ea}}} \times V_{\text{REF}} \times g_{\text{mPS}}} \quad (81)$$

$$R_{\text{COMP}} = \frac{2\pi \times 10 \text{ kHz} \times 5 \text{ V} \times 2.3 \text{ mF}}{1800 \times 10^{-6} \frac{\text{A}}{\text{V}} \times 0.613 \text{ V} \times 16.2 \frac{\text{A}}{\text{V}}} = 40.4 \text{ k}\Omega \quad (82)$$

$$C_{\text{COMP}} = \frac{V_{\text{OUT}} \times C_{\text{OUT}}}{I_{\text{OUT}} \times R_{\text{COMP}}} \quad (83)$$

$$C_{\text{COMP}} = \frac{5 \text{ V} \times 2.3 \text{ mF}}{20 \text{ A} \times 40.2 \text{ k}\Omega} = 14.3 \text{ nF} \quad (84)$$

For the output capacitance 7 × 330-μF polymer tantalum capacitors were used to meet the 2.3-mF value that was needed for the design. At the selected switching frequency and output voltage, each of these capacitors had



an ESR of roughly 6 mΩ. As such, the equivalent ESR used to determine the frequency of the ESR zero in the frequency response is equivalent the parallel resistance of these seven capacitors, which is 0.86 mΩ. The ESR zero frequency is then used in the calculation of C<sub>HF</sub>.

$$f_{\text{ESR}} = \frac{1}{2\pi \times C_{\text{OUT}} \times \text{ESR}} \quad (85)$$

$$f_{\text{ESR}} = \frac{1}{2\pi \times 2.3 \text{ mF} \times 0.86 \text{ m}\Omega} = 80.73 \text{ kHz} \quad (86)$$

$$C_{\text{HF}} = \frac{1}{2\pi \times R_{\text{COMP}} \times f_{\text{ESR}}} \quad (87)$$

$$C_{\text{HF}} = \frac{1}{2\pi \times 40.2 \text{ k}\Omega \times 80.73 \text{ kHz}} = 49.04 \text{ pF} \quad (88)$$

The values of R<sub>COMP</sub>, C<sub>COMP</sub>, and C<sub>HF</sub> selected were 40.2 kΩ, 15 nF, and 47 pF, respectively. Note that like many other aspects of the design, the frequency compensation is often tuned during testing in order to obtain the best possible performance.

### 10.2.2.15 Slope Compensation Resistor

The slope compensation for the converter should be tailored by using the RSC pin of the TPS7H5001-SP. As recommended in [セクション 9.3.17](#), the slope compensation should be set to be equal to the falling slope of the output inductor in order to optimize sub-harmonic damping. The slope compensation that is calculated is dependent on the transformer turns ratio, current sense ratio, output inductor and current sense resistor that have been selected for the push-pull design.

$$\text{SC} = \frac{V_{\text{OUT}}}{L} \times \frac{N_s}{N_p} \times \frac{N_{\text{CSP}}}{N_{\text{CSS}}} \times R_{\text{CS}} \quad (89)$$


$$\text{SC} = \frac{5 \text{ V}}{0.47 \text{ }\mu\text{H}} \times \frac{1}{2.5} \times \frac{1}{100} \times 7.5 \text{ }\Omega = 319148.94 \frac{\text{V}}{\text{s}} = 0.319 \frac{\text{V}}{\mu\text{s}} \quad (90)$$

$$\text{RSC} = \frac{28.3}{\text{SC}^{1.1}} \quad (91)$$

$$\text{RSC} = \frac{28.3}{0.319^{1.1}} = 99.4 \text{ k}\Omega \quad (92)$$

A resistor value of 102 kΩ is connected between RSC and AVSS for the design.

### 10.2.3 Application Curves



### 10.3 Power Supply Recommendations

The TPS7H500x-SP controllers are designed to operate from an input voltage supply range between 4 V and 14 V. The input voltage supply for the controller should be well regulated and properly bypassed for best electrical performance. A minimum input bypass capacitor of 0.1  $\mu\text{F}$  is required from  $V_{IN}$  to  $AV_{SS}$ , but additional capacitance can be used to help improve the noise and radiation performance of the controller. It is recommended to use ceramic capacitors (X5R or better) for bypassing, and these capacitors should be placed as close as possible to the controller with a low impedance path to  $AV_{SS}$ . Additional bulk capacitors should be used if the input supply is more than a few inches from TPS7H500x-SP controller.

### 10.4 Layout


#### 10.4.1 Layout Guidelines

In order to increase the reliability of the converter design using the TPS7H500x-SP series, the following layout guidelines should be followed.


- Route the feedback trace as far away as possible from power magnetics components (inductor and/or power transformer) and other noise inducing traces on the printed circuit board (PCB) such as the switch node. If the feedback trace is routed beneath the power magnetic component, ensure that this trace is on another layer of the PCB with at least one ground layer separating the trace from the inductor or transformer.
- Minimize the copper area of the converter switch node for the best noise performance and reduction of parasitic capacitance to reduce switching losses. Ensure that any noise sensitive signals, such as the feedback trace, are routed away from this node as it contains a high  $dv/dt$  switching signal.
- All high  $di/dt$  and  $dv/dt$  switching loops in the power stage should have the paths minimized. This will help to reduce EMI, lower stresses on the power devices, and reduce any noise coupling into the control loop.
- Keep the analog ground of the controller ( $AV_{SS}$ ) separate from the power ground of the power stage that contains high frequency, high  $di/dt$  currents. These two grounds should be connected at a single point in the PCB layout. The sources of power semiconductor switches, the returns for bulk input capacitors of the power stage, and the output capacitor return should all be connected to the PCB power ground.
- All high current traces on the PCB should be short, direct, and as wide as possible. A good rule is to make the traces a minimum of 15 mils (0.381 mm) per ampere.
- Place all filtering and bypass capacitors for  $V_{IN}$ ,  $REF_{CAP}$ , and  $VLDO$  as close as possible to the controller. Surface mount ceramic capacitors with lower ESR and ESL are recommended as these reduce the potential for noise coupling compared to through-hole capacitors. Care should be taken to minimize the loop area formed by the bypass capacitor connection, the respective pin, and  $AV_{SS}$ . Each bypass capacitor should have a good, low impedance connection to  $AV_{SS}$ .
- External compensation components should be placed near the  $COMP$  pin of the controller. Surface mount components are recommended here as well.

- Attempt to keep the resistor divider used to generate the voltage at VSENSE close to the device in order to reduce noise coupling. Minimize stray capacitance to the VSENSE pin.
- OUTA, OUTB, SRA, and SRB are used to drive the inputs of a gate driver, isolator, or gate drive transformer. The PCB traces connected to these pins carry high dv/dt signals. Reduce noise coupling by routing these PCB traces away from any traces connected to VSENSE, COMP, RT, CS\_ILIM, HICC, LEB, RSC, PS, and SP.
- In addition to utilizing the leading edge blank time programmability of the controller, RC filtering may be required for the sensed current signal input to CS\_ILIM. Keep the resistor and capacitor in close vicinity to CS\_ILIM to filter any ringing and/or spikes that may be present on the sensed current signal.
- When operating in internal oscillator mode with SYNC as an output, route the SYNC signal away from noise sensitive signals/pins such as VSENSE, COMP, RT, CS\_ILIM, LEB, RSC, PS, and SP. Special care should be taken to eliminate noise from SYNC to HICC since these pins are adjacent to one another. It is recommended that the capacitor from HICC to AVSS be at least 3.3 nF to help with the reduction of the noise.
- For CFP option, connect the backside metallization of the TPS7H500x-SP to the AVSS plane of the PCB using multiple vias. It is recommended to avoid putting solder paste directly on top of the vias unless these vias are tented or filled.

### 10.4.2 Layout Example



**FIG 10-4. PCB Layout Example for CFP Package**



 **10-5. PCB Layout Example for TSSOP Package**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPS7H5001-SP Evaluation Module user's guide](#)
- Texas Instruments, [TPS7H5002/3/4-SP Evaluation Modules user's guide](#)
- Texas Instruments, [TPS7H5001-SP Total Ionizing Dose \(TID\) radiation report](#)
- Texas Instruments, [TPS7H5002-SP Total Ionizing Dose \(TID\) radiation report](#)
- Texas Instruments, [TPS7H5003-SP Total Ionizing Dose \(TID\) radiation report](#)
- Texas Instruments, [TPS7H5004-SP Total Ionizing Dose \(TID\) radiation report](#)
- Texas Instruments, [TPS7H500x-SP Single-Event Effects \(SEE\) radiation report](#)
- Texas Instruments, [TPS7H5001-SP Neutron Displacement Characterization test report](#)

#### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962R1822201PYE	ACTIVE	TSSOP	PW	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	R1822201P	<a href="#">Samples</a>
5962R1822201V9A	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		<a href="#">Samples</a>
5962R1822201VXC	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	-55 to 125	5962R1822201VXC TPS7H5001MHFTV	<a href="#">Samples</a>
5962R1822202PYE	ACTIVE	TSSOP	PW	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	R1822202P	<a href="#">Samples</a>
5962R1822202V9A	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		<a href="#">Samples</a>
5962R1822202VXC	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	-55 to 125	5962R1822202VXC TPS7H5002MHFTV	<a href="#">Samples</a>
5962R1822203PYE	ACTIVE	TSSOP	PW	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	R1822203P	<a href="#">Samples</a>
5962R1822203V9A	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		<a href="#">Samples</a>
5962R1822203VXC	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	-55 to 125	5962R1822203VXC TPS7H5003MHFTV	<a href="#">Samples</a>
5962R1822204PYE	ACTIVE	TSSOP	PW	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	R1822204P	<a href="#">Samples</a>
5962R1822204V9A	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		<a href="#">Samples</a>
5962R1822204VXC	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	-55 to 125	5962R1822204VXC TPS7H5004MHFTV	<a href="#">Samples</a>
TPS7H5001HFT/EM	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	25 to 25	TPS7H5001HFT EVAL ONLY	<a href="#">Samples</a>
TPS7H5001Y/EM	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	25 to 25		<a href="#">Samples</a>
TPS7H5002HFT/EM	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	25 to 25	TPS7H5002HFT EVAL ONLY	<a href="#">Samples</a>
TPS7H5002Y/EM	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	25 to 25		<a href="#">Samples</a>
TPS7H5003HFT/EM	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	25 to 25	TPS7H5003HFT EVAL ONLY	<a href="#">Samples</a>
TPS7H5003Y/EM	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	25 to 25		<a href="#">Samples</a>



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7H5004HFT/EM	ACTIVE	CFP	HFT	22	25	RoHS & Green	NIAU	N / A for Pkg Type	25 to 25	TPS7H5004HFT EVAL ONLY	Samples
TPS7H5004Y/EM	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	25 to 25		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
5962R1822201PYE	TSSOP	PW	24	250	178.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
5962R1822201PYE	TSSOP	PW	24	250	210.0	185.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962R1822201VXC	HFT	CFP	22	25	506.98	32.77	9910	NA
5962R1822202VXC	HFT	CFP	22	25	506.98	32.77	9910	NA
5962R1822203VXC	HFT	CFP	22	25	506.98	32.77	9910	NA
5962R1822204VXC	HFT	CFP	22	25	506.98	32.77	9910	NA
TPS7H5001HFT/EM	HFT	CFP	22	25	506.98	32.77	9910	NA
TPS7H5002HFT/EM	HFT	CFP	22	25	506.98	32.77	9910	NA
TPS7H5003HFT/EM	HFT	CFP	22	25	506.98	32.77	9910	NA
TPS7H5004HFT/EM	HFT	CFP	22	25	506.98	32.77	9910	NA


# HFT0022A



## PACKAGE OUTLINE

CFP - 2.428mm max height

CERAMIC FLATPACK



4225791/C 01/2021

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid. The lid is not connected to any lead.
4. The leads are gold plated.
5. Metal lid is connected to backside metallization

# EXAMPLE BOARD LAYOUT

HFT0022A

CFP - 2.428mm max height

CERAMIC FLATPACK



HEATSINK LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X

4225791/C 01/2021

# REVISIONS

REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTER
A	RELEASE NEW DRAWING	2186323	03/13/2020	R. RAZAK / ANIS FAUZI
B	ADD LAND PATTERN VIEW / SHEET	2190485	10/22/2020	R. RAZAK / ANIS FAUZI
C	UPDATE TOTAL LEAD LENGTH TO $27 \pm 0.5$	2192775	01/28/2021	R. RAZAK / ANIS FAUZI


PW0024A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.




# EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated