







参考資料

TEXAS
INSTRUMENTS

UCC28C50, UCC28C51, UCC28C52, UCC28C53, UCC28C54, UCC28C55, UCC28C56H, UCC28C56L, UCC28C57H, UCC28C57L, UCC28C58, UCC28C59, UCC38C50, UCC38C51, UCC38C52, UCC38C53, UCC38C54, UCC38C54, UCC38C55

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023

# UCCx8C5x BiCMOS 低消費電力、電流モード PWM コントローラ Si および SiC MOSFET 用

# 1 特長

- Si および SiC の両方の MOSFET アプリケーションを サポートする低電圧誤動作防止オプション
- 30V の絶対最大定格電圧
- 最大 1MHz の固定周波数動作
- スタートアップ電流:50µA (標準値)、75µA (最大値)
- 小さい動作電流:1.3mA (f<sub>OSC</sub> = 52kHz 時)
- 高速な 35ns のサイクルごとの過電流制限
- ±1A のピーク駆動電流
- レール・ツー・レール出力
  - 25ns の立ち上がり時間
- 20ns の立ち下がり時間
- ±1% 精度、2.5Vの誤差増幅器基準電圧
- UCCx8C4x のピン互換およびドロップイン代替品
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可能

# 2 アプリケーション

- 汎用シングルエンド DC/DC またはオフライン絶縁型 電源コンバータ
- 太陽光発電用電力インバータ、モーター駆動、エネルギー貯蔵システム用の補助電源
- EV 充電ステーション向け絶縁型電源

### 3 概要

UCCx8C5x デバイス・ファミリは、各種アプリケーションの Si と SiC の両方の MOSFET を駆動できる高性能電流モード PWM コントローラです。UCCx8C5x ファミリは、UCCx8C4x に対して効率と信頼性を高めたバージョンです。

UCCx8C5x ファミリは、Si MOSFET を引き続きサポート するための既存の UVLO スレッショルド (UCCx8C50~55) に加えて、SiC MOSFET を確実に動作させることが できる新しい UVLO スレッショルド (UCC28C56~59) を 備えています。

VDD の絶対最大定格電圧は 20V から 30V に拡張されており、 $20V_{gs}$ 、 $18V_{gs}$ 、または  $15V_{gs}$  の SiC MOSFET ゲートを最適に駆動すると共に、外部の LDO は不要となります。

### デバイスの性能の向上


> · · · · · · · · · · · · · · · · · · ·					
パラメータ	UCCx8C4x	UCCx8C5x			
52kHz 時の消費電流	2.3mA	1.3mA			
スタートアップ電流 (最大値)	100µA	75µA			
VDD 絶対最大定格	20V	30V			
基準電圧精度	±2%	±1%			
Si FET の UVLO および D <sub>MAX</sub>	6 つのオプショ ン	6 つのオプショ ン			
SiC FET の UVLO および D <sub>MAX</sub>	なし	6 つのオプショ ン			
最小パッケージ・オプション	VSSOP (8)	VSSOP (8)			

UCCx8C5x ファミリは、8 ピン VSSOP (DGK) および 8 ピン SOIC (D) パッケージで供給されます。

### 製品情報

TECHNIC TIA					
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)			
UCC28C50、UCC28C51	SOIC (8)	3.91mm × 4.90mm			
UCC28C52、UCC28C53、 UCC28C54、UCC28C55、 UCC38C50、UCC38C51 UCC38C52、UCC38C53 UCC38C54、UCC38C55	VSSOP (8)	3.00mm × 3.00mm			
UCC28C56H, UCC28C56L UCC28C57H, UCC28C57L, UCC28C58, UCC28C59	SOIC (8)	3.91mm × 4.90mm			

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



簡略化されたアプリケーション

### **Table of Contents**

1 特長	1	8.4 Device Functional Modes	24
2 アプリケーション		9 Application and Implementation	25
		10 Device and Documentation Support	44
		10.1 Device Support	44
		10.2 Documentation Support	44
		10.3ドキュメントの更新通知を受け取る方法	44
			15
		illolliadoli	40
•	の改訂履歴	は英語版に準じています。	
Changes from Revision B (February 2023)	to Revisio	on C (March 2023)	Page
• UCC28C56L、UCC38C53、UCC38C55 デ	バイスの初席	坂リリース	1
1	Page		
<ul> <li>UCC28C50、UCC28C51、UCC28C52、UC</li> </ul>	C28C53、l	JCC28C54、UCC28C55、UCC28C57H、UCC2	28C57L、
UCC38C50、UCC38C51、UCC38C52、UC	C38C54 ラ	デバイスの初版リリース	1

www.ti.com/ja-jp


JAJSNJ5C – JUNE 2022 – REVISED MARCH 2023

# **5 Device Comparison Table**

	UVLO		Junction	
Turn on at 14.5 V Turn off at 9 V for off-line applications	Turn on at 8.4 V Turn off at 7.6 V for dc/dc applications	Turn on at 7 V Turn off at 6.6 V for battery applications	Temperature (T <sub>J</sub> ) (°C)	Maximum duty cycle
UCC28C52	UCC28C53	UCC28C50	-40 to 125	100%
UCC38C52	UCC38C53	UCC38C50	0 to 85	10076
UCC28C54	UCC28C55 UCC28C51 -40 to 125		50%	
UCC38C54	UCC38C55	UCC38C51	0 to 85	30 %

		UVLO			
Turn on at 18.8 V Turn off at 15.5 V Suitable for HV applications using GEN-I SiC MOSFET Turn on at 18.8 V Turn on at 18.8 V Suitable for HV applications using GEN-II SiC MOSFET		Turn on at 16 V Turn off at 12.5 V Suitable for HV applications using GEN-III SiC MOSFET	Junction Temperature (T <sub>J</sub> ) (°C)	Maximum duty cycle	
	UCC28C56H	UCC28C56L	UCC28C58	-40 to 125	100%
	UCC28C57H	UCC28C57L	UCC28C59	-40 to 125	50%

# 6 Pin Configuration and Functions






図 6-1. D Package 8-Pin SOIC (Top View)

図 6-2. DGK Package, 8-Pin VSSOP (Top View)

### 表 6-1. Pin Functions

		TYPE	DESCRIPTION			
NAME	NO.	(1)	DESCRIPTION  pin provides the output of the error amplifier for componential. In addition, the COMP pin is frequently			
СОМР	1	0	This pin provides the output of the error amplifier for compensation. In addition, the COMP pin is frequently used as a control port, by utilizing a secondary-side error amplifier to send an error signal across the secondary-primary isolation boundary through an opto-isolator. The error amplifier is internally current limited so the user can command zero duty cycle by externally forcing COMP to GND.			
cs	3	I	Primary-side current sense pin. The current sense pin is the noninverting input to the PWM comparator. Connect to current sensing resistor. This signal is compared to a signal proportional to the error amplified output voltage. The PWM uses this to terminate the OUT switch conduction. A voltage ramp can be appthis pin to run the device with a voltage mode control configuration.			
FB	2	I	This pin is the inverting input to the error amplifier. FB is used to control the power converter voltage-feedback loop for stability. The noninverting input to the error amplifier is internally trimmed to $2.5 \text{ V} \pm 1\%$ .			
GND	5	_	Ground return pin for the output driver stage and the logic level controller section.			
OUT	6	0	The output of the on-chip drive stage. OUT is intended to directly drive a MOSFET. The OUT pin in the UCCx8C50, UCCx8C52, UCCx8C53, UCC28C56H/L and UCC28C58 is the same frequency as the oscillator, and can operate near 100% duty cycle. In the UCCx8C51, UCCx8C54, and UCCx8C55, UCC28C57H/L and UCC28C59, the frequency of OUT is one-half that of the oscillator due to an internal T flipflop. This limits the maximum duty cycle to < 50%. Peak currents of up to 1 A are sourced and sunk by this pin. OUT is actively held low when VDD is below the turn-on threshold.			
RT/CT	4	I/O	Fixed frequency oscillator set point. Connect timing resistor ( $R_{RT}$ ) to VREF and timing capacitor ( $C_{CT}$ ) to GND from this pin to set the switching frequency. For best performance, keep the timing capacitor lead to the device GND as short and direct as possible. If possible, use separate ground traces for the timing capacitor and all other functions. The switching frequency ( $f_{SW}$ ) of the UCCx8C50, UCCx8C52, UCCx8C53, UCCx8C56H/L and UCCx8C58 gate drive is equal to $f_{OSC}$ ; the switching frequency of the UCCx8C51, UCCx8C54, and UCCx8C55, UCC28C57H/L and UCCx8C59 is equal to half of the $f_{OSC}$ .			
VDD	7	ı	Analog controller bias input that provides power to the device. Total VDD current is the sum of the quiescent VDD current and the average OUT current. A bypass capacitor, typically 0.1 $\mu$ F, connected directly to GND with minimal trace length, is required on this pin. Additional capacitance at least 10 times greater than the gate capacitance of the main switching FET used in the design and at least 10 times greater than the capacitance on the VREF pin used in the design are also required on VDD.			
VREF	8	0	5-V reference voltage. VREF is used to provide charging current to the oscillator timing capacitor through the timing resistor. It is important for reference stability that VREF is bypassed to GND with a ceramic capacitor connected as close to the pin as possible. A minimum value of 0.1 µF ceramic is required. Additional VREF bypassing is required for external loads on VREF. No external voltage higher than specified VREF is allowed to superimposed to VREF pin since VREF is an ouput.			

(1) I = input, O = output, G = ground

# 7 Specifications

# 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT	
Input voltage	VDD		30	V	
Input current	IVDD		30	mA	
Output drive current (peak)			±1	Α	
Output energy (capacitive load), E <sub>OUT</sub>			5	μJ	
Analog input voltage	COMP, CS, FB, RT/CT	-0.3	6.3		
Output driver voltage	OUT	-0.3	30	V	
Reference voltage	VREF		7		
Error amplifier output sink current	COMP		10	mA	
Total navyar discination at T = 25°C	D package		72.3	°C/W	
Total power dissipation at T <sub>A</sub> = 25°C	DGK package		98.1	- C/VV	
Lead temperature (soldering, 10 s), T <sub>LEAD</sub>			300	°C	
Operating junction temperature, T <sub>J</sub>			150	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltages are with respect to GND pin. Currents are positive into and negative out of the specified terminals.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	, v	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>VDD</sub>	Input voltage			28	V	
V <sub>OUT</sub>	Output driver voltage			28	V	
I <sub>OUT</sub>	Average output driver current <sup>(1)</sup>			200	mA	
I <sub>OUT(VREF)</sub>	Reference output current <sup>(1)</sup>			-20	mA	
т	Operating junction temperature <sup>(1)</sup>	UCC28C5x		-40	125	°C
$T_J$	Operating junction temperature(**)	UCC38C5x		0	85	C

<sup>(1)</sup> TI recommends against operating the device under conditions beyond those specified in this table for extended periods of time.

### 7.4 Thermal Information

		UCC28C5x		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	128.9	176.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	71.7	67.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	72.3	98.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.4	11.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	71.5	91.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Electrical Characteristics

 $V_{VDD}$  = 20V for UCC28C56H/L, UCC28C57H/L, and UCC28C58/9,  $V_{VDD}$  = 15 V for all other device options,  $R_{RT}$  = 10 k $\Omega$ ,  $C_{CT}$  = 3.3 nF,  $C_{VDD}$  = 0.1  $\mu$ F and no load on the outputs,  $-40^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  125 $^{\circ}$ C for the UCC28C5x,  $0^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  85 $^{\circ}$ C, for the UCC38C5x (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFEREN	NCE					
V <sub>VREF</sub>	VREF voltage, initial accuracy	T <sub>J</sub> = 25°C, I <sub>OUT</sub> = 1 mA	4.95	5	5.05	V
	Line regulation	12 V ≤ V <sub>VDD</sub> ≤ 25 V		0.2	20	mV
	Load regulation	1 mA to 20 mA		3	25	mV
	Temperature stability <sup>(2)</sup>			0.2	0.4	mV/°C
	Total output variation <sup>(2)</sup>		4.85		5.15	V
	VREF noise voltage <sup>(2)</sup>	10 Hz to 10 kHz, T <sub>J</sub> = 25°C		50		μV
	Long term stability <sup>(2)</sup>	1000 hours, T <sub>J</sub> = 125°C		5	25	mV
I <sub>VREF</sub>	Output short circuit (source current)		30	45	55	mA
OSCILLAT	FOR					
f <sub>OSC</sub>	Initial accuracy <sup>(3)</sup>	T <sub>J</sub> = 25°C	50.5	53	55	kHz
	Voltage stability	12 V ≤ V <sub>VDD</sub> ≤ 25 V		0.2%	1%	
	Temperature stability <sup>(2)</sup>	T <sub>J(MIN)</sub> to T <sub>J(MAX)</sub>		1%	2.5%	
	Amplitude	RT/CT pin peak-to-peak voltage		1.9		V
		T <sub>J</sub> = 25°C, V <sub>RT/CT</sub> = 2 V	7.7	8.4	9	
	Discharge current <sup>(4)</sup>	V <sub>RT/CT</sub> = 2 V	7.2	8.4	9.5	mA
ERROR A	MPLIFIER	· · · · · ·				
V <sub>FB</sub>	Feedback input voltage, initial accuracy	V <sub>COMP</sub> = 2.5 V, T <sub>J</sub> = 25°C	2.475	2.5	2.525	V
	Feedback input voltage, total variation	V <sub>COMP</sub> = 2.5 V	2.45	2.5	2.55	V
I <sub>FB</sub>	Input bias current (source current)	V <sub>FB</sub> = 5 V		0.1	2	μA
A <sub>VOL</sub>	Open-loop voltage gain	2 V ≤ V <sub>OUT</sub> ≤ 4 V	65	90		dB
	Unity gain bandwidth <sup>(2)</sup>	55.	1	1.5		MHz
PSRR	Power supply rejection ratio	12 V ≤ V <sub>VDD</sub> ≤ 25 V	60			dB
	Output sink current	V <sub>FB</sub> = 2.7 V, V <sub>COMP</sub> = 1.1 V	2	14		mA
	Output source current	V <sub>FB</sub> = 2.3 V, V <sub>COMP</sub> = 5 V	0.5	1		mA
VOH	High-level COMP voltage	$V_{FB} = 2.7 \text{ V}, R_{COMP} = 15 \text{ k}\Omega \text{ COMP to GND}$	V <sub>REF</sub> -	<u> </u>		V
VOL	Low-level COMP voltage	$V_{FB} = 2.7 \text{ V}, R_{COMP} = 15 \text{ k}\Omega \text{ COMP to VREF}$		0.1	1.1	V
CURREN		15 / GOIVII				
A <sub>CS</sub>	Gain <sup>(5)</sup> (1)		2.85	3	3.15	V/V
V <sub>CS</sub>	Maximum input signal	V <sub>FB</sub> < 2.4 V	0.9	1	1.1	V
PSRR	Power supply rejection ratio <sup>(2) (5)</sup>	12 V ≤ V <sub>VDD</sub> ≤ 25 V		70		dB
I <sub>CS</sub>	Input bias current (source current)	V00 -		0.1	2	μA
t <sub>D</sub>	CS to output delay			35	70	ns
U	COMP to CS offset	V <sub>CS</sub> = 0 V		1.15		V
OUTPUT		00 2 .				•
V <sub>OUT(low)</sub>	R <sub>DS(on)</sub> pulldown	I <sub>SINK</sub> = 200 mA		5.5	15	Ω
V <sub>OUT(high)</sub>	R <sub>DS(on)</sub> pullup	I <sub>SOURCE</sub> = 200 mA		10	25	Ω
t <sub>RISE</sub>	Rise time	$T_J = 25^{\circ}C$ , $C_{OUT} = 1 \text{ nF}$		25	50	ns
t <sub>FALL</sub>	Fall time	T <sub>J</sub> = 25°C, C <sub>OUT</sub> = 1 nF		20	40	ns
	OLTAGE LOCKOUT	., , , , , , , , _			70	.10

**TEXAS** 

 $V_{VDD}$  = 20V for UCC28C56H/L, UCC28C57H/L, and UCC28C58/9,  $V_{VDD}$  = 15 V for all other device options,  $R_{RT}$  = 10 k $\Omega$ ,  $C_{CT}$  = 3.3 nF,  $C_{VDD}$  = 0.1  $\mu$ F and no load on the outputs,  $-40^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  125 $^{\circ}$ C for the UCC28C5x,  $0^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  85 $^{\circ}$ C, for the UCC38C5x (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		UCCx8C52, UCCx8C54	13.5	14.5	15.5	
		UCCx8C53, UCCx8C55	7.8	8.4	9	
	(0)	UCCx8C50, UCCx8C51	6.5	7	7.5	
VDD <sub>ON</sub>	Start threshold <sup>(6)</sup>	UCC28C56H, UCC28C57H	17.6	18.8	20	V
		UCC28C56L, UCC28C57L	17.6	18.8	20	
		UCC28C58, UCC28C59	14.8	16	17.2	
		UCCx8C52, UCCx8C54	8	9	10	
		UCCx8C53, UCCx8C55	7	7.6	8.2	
		UCCx8C50, UCCx8C51	6.1	6.6	7.1	
VDD <sub>OFF</sub>	Minimum operating voltage <sup>(6)</sup>	UCC28C56H, UCC28C57H	15	15.5	16	V
		UCC28C56L, UCC28C57L	13.95	14.5	15	
		UCC28C58, UCC28C59	12	12.5	13	
	VDD <sub>ON</sub> - VDD <sub>OFF</sub>	UCCx8C52, UCCx8C54	5.4	5.5		V
		UCCx8C53, UCCx8C55	0.8	0.9		
\		UCCx8C50, UCCx8C51	0.4	0.5		
VDD <sub>Hyst</sub>		UCC28C56H, UCC28C57H	2.6	3.3		
		UCC28C56L, UCC28C57L	3.65	4.3		
		UCC28C58, UCC28C59	2.8	3.5		
PWM						
		UCCx8C52, UCCx8C53, UCCx8C50,V <sub>FB</sub> < 2.4 V	94%	96%		
D <sub>MAX</sub>	Maximum duty cycle	UCC28C56H, UCC28C56L, UCC28C58,VFB < 2.4 V	94%	96%		
DMAX	Maximum duty cycle	UCCx8C54, UCCx8C55, UCCx8C51,V <sub>FB</sub> < 2.4 V	47%	48%		
		UCC28C57H, UCC28C57L, UCC28C59,VFB < 2.4 V	47%	48%		
D <sub>MIN</sub>	Minimum duty cycle	V <sub>FB</sub> > 2.6 V			0%	
CURREN	T SUPPLY					
I <sub>START-UP</sub>	Start-up current	$V_{VDD} = VDD_{ON} - 0.5 V$		50	75	μΑ
$I_{VDD}$	Operating supply current	$V_{FB} = V_{CS} = 0 V$		1.3	2	mA

<sup>(1)</sup> For UCC28C56H/L, UCC28C57H/L and UCC28C58/9 adjust V<sub>VDD</sub> to a value above the start threshold before setting it to 20 V. For all other device options, adjust V<sub>VDD</sub> to a value above the start threshold before setting it to 15.5 V


<sup>(2)</sup> Specified by design. Not production tested.

<sup>(3)</sup> Output frequencies of the UCCx8C51, UCCx8C54, and the UCCx8C55, UCC28C57H/L and the UCC28C59 are half the oscillator frequency.


<sup>(4)</sup> Oscillator discharge current is measured with  $R_{RT}$  = 10 k $\Omega$  to VREF.

<sup>(5)</sup> Parameter measured at trip point of latch with V<sub>FB</sub> = 0 V. Gain is defined as A<sub>CS</sub> = ΔV<sub>COMP</sub> / ΔV<sub>CS</sub> , 0 V ≤ V<sub>CS</sub> ≤ 900 mV.

<sup>(6)</sup> VDD<sub>ON</sub>, VDD<sub>OFF</sub> and V<sub>REF</sub> are tracking each other in the same direction. (Minimum VDD<sub>OFF</sub> is due to minimum VDD<sub>ON</sub>.)



☑ 7-1. Oscillator Frequency vs Timing Resistance and Capacitance



Group 1: UCCx8C50 to UCCx8C55

Group 2: UCC28C56H/L, UCC28C57H/L, and UCC28C58/9

# 図 7-2. Oscillator Discharge Current vs Temperature





図 7-3. Error Amplifier Frequency Response





 $V_{CS} = 0 V$ 

Group 1: UCCx8C50 to UCCx8C55

Group 2: UCC28C56H/L, UCC28C57H/L, and UCC28C58/9


図 7-4. COMP to CS Offset Voltage vs Temperature






English Data Sheet: SLUSER8

**TEXAS** 








図 7-22. Current Sense to Output Delay Time vs Temperature

English Data Sheet: SLUSER8

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023

### TEXAS INSTRUMENTS www.ti.com/ja-jp

### 8 Detailed Description


### 8.1 Overview

The UCCx8C5x series of control integrated circuits provide the features necessary to implement AC-DC or DC-to-DC fixed-frequency current-mode control schemes with a minimum number of external components. Protection circuitry includes undervoltage lockout (UVLO) and current limiting. Internally implemented circuits include a start-up current of less than 75  $\mu$ A, a precision reference trimmed for accuracy at the error amplifier input, logic to ensure latched operation, a pulse-width modulation (PWM) comparator that also provides current-limit control, and an output stage designed to source or sink high-peak current. The output stage, suitable for driving N-channel MOSFETs, is low when it is in the OFF state. The oscillator contains a trimmed discharge current that enables accurate programming of the maximum duty cycle and dead time limit, making this device suitable for high-speed applications.

Major differences between members of this series are the UVLO thresholds, acceptable ambient temperature range, maximum duty cycle and frequency. Typical UVLO thresholds of 14.5 V (ON) and 9 V (OFF) on the UCCx8C52 and UCCx8C54 devices make them ideally suited to off-line AC-DC applications. The corresponding typical thresholds for the UCCx8C53 and UCCx8C55 devices are 8.4 V (ON) and 7.6 V (OFF), making them ideal for use with regulated input voltages used in DC-DC applications. The UCCx8C50 and UCCx8C51 feature a start-up threshold of 7 V and a turnoff threshold of 6.6 V (OFF), which makes them suitable for batterypowered applications. The UCC28C56H/L, UCC28C57H/L, UCC28C58 and UCC28C59 can operate with higher UVLO thresholds to reliably drive SiC MOSFETs in high-voltage applications. The UCC28C56H and UCC28C57H operate with start threshold of 18.8 V (ON) and stop threshold of 15.5 V (OFF). The UCC28C56L and UCC28C57L operate with start threshold of 18.8V (ON) and stop threshold of 14.5 V (OFF). The UCC28C58 and UCC28C59 operate with start threshold of 16 V (ON) and stop threshold of 12.5 V (OFF). The UCCx8C50, UCCx8C52, UCCx8C53, UCC28C56H/L and UCC28C58 devices can operate with duty cycles approaching 100%. The UCCx8C51, UCCx8C54, UCCx8C55, UCC28C57H/L and UCC28C59 devices can operate from 0% to 50% duty cycle, by the addition of an internal toggle flip-flop, which blanks the output off every other clock cycle. The UCC28C5x series is specified for operation from -40°C to 125°C, and the UCC38C5x series is specified for operation from 0°C to 85°C. The switching frequency (fSW) of the UCCx8C50, UCCx8C52, UCCx8C53, UCC28C56H/L and UCC28C58 gate drive is equal to f<sub>OSC</sub>; the switching frequency of the UCCx8C51, UCCx8C54, UCCx8C55, UCC28C57H/L and UCC28C59 is equal to half of the fosc.

The UCC28C5x and UCC38C5x series devices are drop-in replacement for BiCMOS UCCx8C4x family and pinto-pin compatibile with the bipolar UC284x, UC384x, UC284xA, and UC384xA families. The new series offers improved performance when compared to older bipolar devices and other competitive BiCMOS devices with similar functionality. These improvements generally consist of tighter specification limits that are a subset of the older product ratings. In new designs, these improvements can reduce the component count or enhance circuit performance when compared to theolder generation devices.

# 8.2 Functional Block Diagram



Toggle flip-flop used only in UCCx8C51, UCCx8C54, UCCx8C55, UCC28C57H/L, and UCC28C59

### 8.3 Feature Description

The BiCMOS design allows operation at high frequencies that were not feasible in the predecessor bipolar devices. First, the output stage has been redesigned to drive the external power switch in approximately half the time of the earlier devices. Second, the internal oscillator is more robust, with less variation as frequency increases. This faster oscillator makes this device suitable for high speed applications and the trimmed discharge current enables precise programming of the maximum duty cycle and dead-time limit. In addition, the current sense to output delay is kept the same 45 ns (typical) as UCCx8C4x. Such a delay time in the current sense results in superior overload protection at the power switch. The reduced start-up current of this device minimizes steady state power dissipation in the startup resistor, and the low operating current maximizes efficiency while running, increasing the total circuit efficiency, whether operating off-line, DC input, or battery operated circuits. These features combine to provide a device capable of reliable, high-frequency operation.

表 8-1. Improved Key Parameters

per a manifestation of the second of the sec				
PARAMETER	UCCx8C4x	UCCx8C5x		
Supply current at 52 kHz	2.3 mA	1.3 mA		
Start-up current, maximum	100 μΑ	75 μA		
V <sub>VDD</sub> absolute maximum	20 V	30 V		
Reference voltage accuracy	± 1%	± 2%		
UVLO and Dmax for Si FETs	6 options	6 options		
UVLO and Dmax for SiC FETs	No options	6 options		
Smallest package option	VSSOP (8)	VSSOP (8)		

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023

### TEXAS INSTRUMENTS www.ti.com/ja-jp

### 8.3.1 Detailed Pin Description

#### 8.3.1.1 COMP

The error amplifier in the UCC28C5x family has a unity-gain bandwidth of 1 MHz. The COMP terminal can both source and sink current. The error amplifier is internally current-limited, so that one can command zero duty cycle by externally forcing COMP to GND.

#### 8.3.1.2 FB

FB is the inverting input of the error amplifier. The noninverting input to the error amplifier is internally trimmed to 2.5 V ± 1%. FB is used to control the power converter voltage-feedback loop for stability. For best stability, keep FB lead length as short as possible and FB stray capacitance as small as possible.

### 8.3.1.3 CS

The UCC28C5x current sense input connects directly to the PWM comparator. Connect CS to the MOSFET source current sense resistor. The PWM uses this signal to terminate the OUT switch conduction. A voltage ramp can be applied to this pin to run the device with a voltage mode control configuration or to add slope compensation. To prevent false triggering due to leading edge noises, an RC current sense filter may be required. The gain of the current sense amplifier is typically 3 V/V.

### 8.3.1.4 RT/CT

The internal oscillator uses a timing capacitor ( $C_{CT}$ ) and a timing resistor ( $R_{RT}$ ) to program the oscillator frequency and maximum duty cycle. The operating frequency can be programmed based the curves in  $\boxtimes$  7-1, where the timing resistor can be found once the timing capacitor is selected. It is best for the timing capacitor to have a flat temperature coefficient, typical of most COG or NPO type capacitors. For this converter, 15.4 k $\Omega$  and 1000 pF were selected for  $R_{RT}$  and  $C_{CT}$  to operate at 110-kHz switching.

### 8.3.1.5 GND

GND is the signal and power returning ground. TI recommends separating the signal return path and the high current gate driver path so that the signal is not affected by the switching current.

### 8.3.1.6 OUT

The high-current output stage of the UCCx8C5x to drive the external power switch has been kept the same as the earlier devices UCC28C4x. To drive a power MOSFET directly, the totem-pole OUT driver sinks or source up to 1 A peak of current. The OUT of the UCCx8C50, UCCx8C52, UCCx8C53 UCC28C56H/L and UCC28C58 devices switch at the same frequency as the oscillator and can operate near 100% duty cycle. In the UCCx8C51, UCCx8C54, and UCCx8C55, UCC28C57H/L and UCC28C59, the switching frequency of OUT is one-half that of the oscillator due to an internal T flip-flop. This limits the maximum duty cycle in the UCCx8C51, UCCx8C54, and UCCx8C55, UCC28C57H/L and UCC28C59 to < 50%.

The UCCx8C5x family houses unique totem pole drivers exhibiting a  $10-\Omega$  impedance to the upper rail and a  $5.5-\Omega$  impedance to ground, typically. This reduced impedance on the low-side switch helps minimize turn-off losses at the power MOSFET, whereas the higher turnon impedance of the high-side is intended to better match the reverse recovery characteristics of many high-speed output rectifiers. Transition times, rising and falling edges, are typically 25 nanoseconds and 20 nanoseconds, respectively, for a 10% to 90% change in voltage.

A low impedance MOS structure in parallel with a bipolar transistor, or BiCMOS construction, comprises the totem-pole output structure. This more efficient utilization of silicon delivers the high peak current required along with sharp transitions and full rail-to-rail voltage swings. Furthermore, the output stage is self-biasing, active low during under-voltage lockout type. With no VDD supply voltage present, the output actively pulls low if an attempt is made to pull the output high. This condition frequently occurs at initial power-up with a power MOSFET as the driver load.

#### 8.3.1.7 VDD

VDD is the power input connection for this device. In normal operation, power VDD through a current limiting resistor. The absolute maximum supply voltage is 30 V (extended from 20 V of UCCx8C4x) to facilitate more designs and applications. The voltage level of 30 V, including any transients that may be present, cannot be exceeded, device damage is likely if otherwise. Because of this limitation, the UCCx8C5x devices match the predecessor bipolar devices, which could survive up to 30 V on the input bias pin. Because no internal clamp is included in the device, the VDD pin must be protected from external sources which could exceed the 30 V level. If containing the start-up and bootstrap supply voltage from the auxiliary winding  $N_A$  below 30 V under all line and load conditions can not be achieved, use a zener protection diode from VDD to GND. Depending on the impedance and arrangement of the bootstrap supply, this may require adding a resistor,  $R_{VDD}$ , in series with the auxiliary winding to limit the current into the zener as shown in  $\boxtimes$  8-1. Ensure that over all tolerances and temperatures, the minimum zener voltage is higher than the highest UVLO upper turn-on threshold. To prevent noise related problems, filter VDD with a ceramic bypass capacitor to GND. The VDD pin must be decoupled as close to the GND pin as possible.




図 8-1. VDD Protection

Although nominal VDD operating current is only 1.3 mA, the total supply current is higher, depending on the OUT current. Total VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge  $(Q_q)$ , average OUT current can be calculated from  $\pm$ 1.

$$I_{OUT} = Q_g \times f_{SW} \tag{1}$$

### 8.3.1.8 VREF

VREF is the voltage reference for the error amplifier and also for many other internal circuits in the IC. The 5-V reference tolerance is ±1% for the UCC28C5x family. The high-speed switching logic uses VREF as the logic power supply. The reference voltage is divided down internally to 2.5 V ±1% and connected to the error amplifier's noninverting input for accurate output voltage regulation. The reference voltage sets the internal bias currents and thresholds for functions such as the oscillator upper and lower thresholds along with the overcurrent limiting threshold. The output short-circuit current is 55 mA (maximum). To avoid device over-heating and damage, do not pull VREF to ground as a means to terminate switching. For reference stability and to prevent noise problems with high-speed switching transients, bypass VREF to GND with a ceramic capacitor close to the IC package. A ceramic capacitor with a minimum value of 0.1 µF is required. Additional VREF bypassing is required for external loads on the reference. An electrolytic capacitor may also be used in addition to the ceramic capacitor.

### 8.3.2 Undervoltage Lockout

Six sets of UVLO thresholds are available with turn-on and turnoff thresholds of: (14.5 V and 9 V), (8.4 V and 7.6 V), (7 V and 6.6 V), (18.8 V and 15.5 V), (18.8 V and 14.5V) and (16 V and 12.5V), respectively. The first set is primarily intended for off-line and 48-V distributed power applications, where the wider hysteresis allows for lower frequency operation and longer soft-starting time of the converter. The second set of UVLO option is ideal for high frequency DC-DC converters typically running from a 12-VDC input. The third set is for battery powered and portable applications. The fourth to sixth UVLO sets are suitable to drive SiC MOSFETs in high voltage applications. 表 8-2 shows the maximum duty cycle and UVLO thresholds by device.

表 8-2. UVLO Options					
MAXIMUM DUTY CYCLE (%)	UVLO ON (V)	UVLO OFF (V)	DEVICE NUMBER		
100	14.5	9	UCCx8C52		
100	8.4	7.6	UCCx8C53		
100	7	6.6	UCCx8C50		
100	18.8	15.5	UCC28C56H		
100	18.8	14.5	UCC28C56L		
100	16	12.5	UCC28C58		
50	14.5	9	UCCx8C54		
50	8.4	7.6	UCCx8C55		
50	7	6.6	UCCx8C51		
50	18.8	15.5	UCC28C57H		
50	18.8	14.5	UCC28C57L		
50	16	12.5	UCC28C59		

表 8-2. UVLO Options

During UVLO the IC draws less than 75  $\mu$ A of supply current. Once crossing the turnon threshold the IC supply current increases to a maximum of 2mA, typically 1.3 mA. This low start-up current allows the power supply designer to optimize the selection of the startup resistor value to provide a more efficient design. In applications where low component cost overrides maximum efficiency, the low run current of 1.3 mA (typical) allows the control device to run directly through the single resistor to (+) rail, rather than requiring a bootstrap winding on the power transformer, along with a rectifier. The start and run resistor for this case must also pass enough current to allow driving the primary switching MOSFET, which may be a few milliamps in small devices.




図 8-2. UVLO ON and OFF Profile

www.ti.com/ja-jp

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023

### 8.3.3 ±1% Internal Reference Voltage

The BiCMOS internal reference of 2.5 V has an enhanced design, and uses production trim to allow initial accuracy of  $\pm 1\%$  at room temperature and  $\pm 2\%$  over the full temperature range. This reference voltage can be used to eliminate an external reference in applications that do not require the extreme accuracy afforded by the additional device. This reference voltage is useful for non-isolated DC-DC applications, where the control device is referenced to the same common as the output. It is also applicable in off-line designs that regulate on the primary side of the isolation boundary by looking at a primary bias winding, or from a winding on the output inductor of a buck-derived circuit.

### 8.3.4 Current Sense and Overcurrent Limit

An external series resistor ( $R_{CS}$ ) senses the current and converts this current into a voltage that becomes the input to the CS pin. The CS pin is the noninverting input to the PWM comparator. The device compares the CS input with a signal proportional to the error amplifier output voltage. The gain of the current sense amplifier is typically 3 V/V. The peak  $I_{SENSE}$  current is determined using  $\pm 2$ 

$$I_{SENSE} = \frac{V_{CS}}{R_{CS}} \tag{2}$$

The typical value for  $V_{CS}$  is 1 V. A small RC filter ( $R_{CSF}$  and  $C_{CSF}$ ) may be required to suppress switch transients caused by the reverse recovery of a secondary side diode or equivalent capacitive loading in addition to parasitic circuit impedances. The time constant of this filter should be considerably less than the switching period of the converter.




図 8-3. Current-Sense Circuit Schematic

Cycle-by-cycle pulse width modulation performed at the PWM comparator essentially compares the error amplifier output to the current sense input. This is not a direct volt-to-volt comparison, as the error amplifier output network incorporates two diodes in series with a resistive divider network before connecting to the PWM comparator. The two-diode drop adds an offset voltage that enables zero duty cycle to be achieved with a low amplifier output. The 2R/R resistive divider facilitates the use of a wider error amplifier output swing that can be more symmetrically centered on the 2.5-V noninverting input voltage.

The 1-V Zener diode associated with the PWM comparator input from the error amplifier is not an actual diode in the device design, but an indication that the maximum current sense input amplitude is 1 V (typical). When this threshold is reached, regardless of the error amplifier output voltage, cycle-by-cycle current limiting occurs, and the output pulse width is terminated within 35 ns (typical). The minimum value for this current limit threshold is 0.9 V with a 1.1-V maximum. In addition to the tolerance of this parameter, the accuracy of the current sense resistor, or current sense circuitry, must be taken into account. It is advised to factor in the worst case of primary and secondary currents when sizing the ratings and worst-case conditions in all power semiconductors and magnetic components.

### 8.3.5 Reduced-Discharge Current Variation

The oscillator design for the UCC28C5x controllers incorporates a trimmed discharge current to accurately program maximum duty cycle and operating frequency. In its basic operation, a timing capacitor ( $C_{CT}$ ) is charged by a current source, formed by the timing resistor ( $R_{RT}$ ) connected to the device reference voltage (VREF). The oscillator design incorporates comparators to monitor the amplitude of the timing capacitor voltage. The exponentially shaped waveform charges up to a specific amplitude representing the oscillator upper threshold of 3 V. After the controller reaches this level, an internal current sink to ground turns on and the capacitor begins to discharge. This discharge continues until the oscillator lower threshold has reached 0.7 V at which point the current sink is turned off. Next, the timing capacitor starts charging again and a new switching cycle begins.




図 8-4. Oscillator Circuit

While the device discharges the timing capacitor, resistor  $R_{RT}$  continues attempting to charge  $C_{CT}$ . It is the exact ratio of these two currents, the discharging versus the charging current, which specifies the maximum duty cycle. During the discharge time of  $C_{CT}$ , the device output is always off. This represents an ensured minimum off time of the switch, commonly referred to as dead-time. To program an accurate maximum duty cycle, use the information provided in Maximum Duty Cycle vs Oscillator Frequency for maximum duty cycle versus oscillator frequency. Any number of maximum duty cycles can be programmed for a given frequency by adjusting the values of  $R_{RT}$  and  $C_{CT}$ . After selecting the value of  $R_{RT}$ , find the oscillator timing capacitance using the curves in Oscillator Frequency vs Timing Resistance and Capacitance. However, because resistors are available in more precise increments, typically 1%, and capacitors are only available in 5% accuracy, it might be more practical to select the closest capacitor value first and then calculate the timing resistor value.

### 8.3.6 Oscillator Synchronization

Synchronization is best achieved by forcing the timing capacitor voltage above the oscillator internal upper threshold. A small resistor is placed in series with  $C_{CT}$  to GND. This resistor serves as the input for the sync pulse which raises the  $C_{CT}$  voltage above the oscillator internal upper threshold. The PWM is allowed to run at the frequency set by  $R_{RT}$  and  $C_{CT}$  until the sync pulse appears. This scheme offers several advantages including having the local ramp available for slope compensation. The UCC28C5x oscillator must be set to a lower frequency than the sync pulse stream, typically 20 percent with a 0.5-V pulse applied across the resistor.




図 8-5. Oscillator Synchronization Circuit

### 8.3.7 Soft-Start Timing

The soft-start timing is the technique to gradually power up the converter in a well-controlled fashion by slowly increasing the effective duty cycle starting at zero and gradually rising. Following start-up of the PWM, the error amplifier inverting input is low, commanding the error amplifier's output to go high. The output stage of the amplifier can source 1 mA typically, which is enough to drive most high impedance compensation networks, but not enough for driving large loads quickly. Soft-start timing is achieved by charging a fairly large value, >1- $\mu$ F, capacitor (C<sub>SS</sub>) connected to the error amplifier output through a PNP transistor as shown in  $\boxtimes$  8-6




図 8-6. Soft-Start Implementation

The limited charging current of the amplifier into the capacitor translates into a dv/dt limitation on the error amplifier output. This directly corresponds to some maximum rate of change of primary current in a current mode controlled system as one of the PWM comparator inputs gradually rises. The values of  $R_{SS}$  and  $C_{SS}$  must be selected to bring the COMP pin up at a controlled rate, limiting the peak current supplied by the power stage. After the soft-start interval is complete, the capacitor continues to charge to VREF, effectively removing the PNP transistor from the circuit consideration. Soft-start timing offers a different, frequently preferred function in current mode controlled systems than it does in voltage mode control. In current mode, soft start controls the rising of the peak switch current. In voltage mode control, soft start gradually widens the duty cycle, regardless of the primary current or rate of ramp-up.

The purpose of resistor  $R_{SS}$  and the diode is to remove the soft-start capacitor from the error amplifier path during normal operation, after the soft-start period completes and the capacitor charges fully. The optional diode in parallel with the resistor forces a soft-start period each time the PWM goes through UVLO condition that forces VREF to go low. Without the diode, the capacitor remains charged during a brief loss of supply or brownout, and the device does not emable a soft-start function upon re-application of VDD.

### 8.3.8 Enable and Disable

There are several ways to enable or disable the UCC28C5x devices, depending on which type of restart is required. The two basic techniques use external transistors to either pull the error amplifier output low ( $< 2 V_{BE}$ ) or pull the current sense input high (> 1.1 V). Application of the disable signal causes the output of the PWM comparator to be high. The PWM latch is reset dominant so that the output remains low until the next clock cycle after the shutdown condition at the COMP or CS pin is removed. Another choice for restart without a soft-start period is to pull the current sense input above the cycle-by-cycle current limiting threshold. A logic level P-channel FET from the reference voltage to the current sense input can be used.




図 8-7. Disable Circuit

### 8.3.9 Slope Compensation

With current mode control, slope compensation is required to stabilize the overall loop with duty cycles exceeding 50%. Although not required, slope compensation also improves stability in applications using below a 50% maximum duty cycle. Slope compensation is introduced by injecting a portion of the oscillator waveform to the actual sensed primary current. The two signals are summed together at the current sense input (CS) connection at the filter capacitor. To minimize loading on the oscillator, it is best to buffer the timing capacitor waveform with a small transistor whose collector is connected to the reference voltage.




図 8-8. Slope Compensation Circuit

### 8.3.10 Voltage Mode

In certain applications, voltage mode control may be a preferred control strategy for a variety of reasons. Voltage mode control is easily executable with any current mode controller, especially the UCC28C5x family members. Implementation requires generating a 0-V to 0.9-V sawtooth shaped signal to input to the current sense pin (CS) which is also one input to the PWM comparator. This is compared to the divided down error amplifier output voltage at the other input of the PWM comparator. As the error amplifier output is varied, it intersects the sawtooth waveform at different points in time, thereby generating different pulse widths. This is a straightforward method of linearly generating a pulse whose width is proportional to the error voltage.

Implementation of voltage mode control is possible by using a fraction of the oscillator timing capacitor ( $C_{CT}$ ) waveform. This value can be divided down and fed to the current sense pin as shown in  $\boxtimes$  8-9. The oscillator timing components must be selected to approximate as close to a linear sawtooth waveform as possible. Although exponentially charged, large values of timing resistance and small values of timing capacitance help approximate a more linear shaped waveform. A small transistor is used to buffer the oscillator timing components from the loading of the resistive divider network. Due to the offset of the oscillator's lower timing threshold, a DC blocking capacitor is added.




図 8-9. Current Mode PWM Used as a Voltage Mode PWM

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023

### TEXAS INSTRUMENTS www.ti.com/ja-jp

#### 8.4 Device Functional Modes

### **8.4.1 Normal Operation**

During normal operating mode, the controller can be used in peak current mode or voltage mode control. When the converter is operating in peak current mode, the controller regulates the converter's peak current and duty cycle. When used in voltage mode control, the controller regulates the power converter's duty cycle. The regulation of the system's peak current and duty cycle can be achieved with the use of the integrated error amplifier and external feedback circuitry.

#### 8.4.2 UVLO Mode

During the system start-up, VDD voltage starts to rise from 0 V. Before the VDD voltage reaches its corresponding turn-on threshold, the IC is operating in UVLO mode. During UVLO mode operation, the VREF pin voltage is not generated. When VDD is above 1 V and below the turn-on threshold, the VREF pin is actively pulled low. This behavior allows VREF to be used as a logic signal to indicate UVLO mode. If the bias voltage to VDD drops below the UVLO-OFF threshold, the PWM switching stops and VREF returns to 0 V. The device can be restarted by applying a voltage greater than the UVLO-ON threshold to the VDD pin.


# 9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The UCC28C5x controllers are peak current mode pulse width modulators. These controllers have an onboard amplifier and can be used in isolated and nonisolated power supply designs. The onboard totem pole gate driver is capable of delivering 1 A of peak current. This high-speed PWM is capable of operating at switching frequencies up to 1 MHz. Since UCCx8C5x can be used to directly substitute UCCx8C4x by drop-in, the design steps are the same as those for UCCx8C4x. The same design example, including the layout, of UCCx8C4x is reused for UCCx8C5x as shown below.  $\boxed{2}$  9-1 shows a typical off-line application using UCC38C44.



Copyright © 2016, Texas Instruments Incorporated

図 9-1. Typical Off-Line Application

№ 9-2 shows a forward converter with synchronous rectification. This application provides 48 V to 3.3 V at 10 A with over 85% efficiency, and uses the UCC38C42as the secondary-side controller and UCC3961 as the primary-side startup control device.




図 9-2. Forward Converter with Synchronous Rectification Using the UCC38C42 as the Secondary-Side Controller

### 9.2 Typical Application

A typical application for the UCC28C42 controller in an off-line flyback converter is shown in  $\boxtimes$  9-3. The UCC28C52 controller can be used as drop-in replacement for UCC28C42. The controller uses an inner current control loop that contains a small current sense resistor which senses the primary inductor current ramp. This current sense resistor transforms the inductor current waveform to a voltage signal that is input directly into the primary side PWM comparator. This inner loop determines the response to input voltage changes. An outer voltage control loop involves comparing a portion of the output voltage to a reference voltage at the input of an error amplifier. When used in an off-line isolated application, the voltage feedback of the isolated output is accomplished using a secondary-side error amplifier and adjustable voltage reference, such as the TL431. The error signal crosses the primary to secondary isolation boundary using an opto-isolator whose collector is connected to the VREF pin and the emitter is connected to FB. The outer voltage control loop determines the response to load changes.




図 9-3. Typical Application Design Schematic

### 9.2.1 Design Requirements

表 9-1 shows a typical set of performance requirements for an off-line flyback converter capable of providing 48 W at 12-V output voltage from a universal AC input. The design uses peak primary current control in a continuous current mode PWM converter.

表 9-1. Design Parameters

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input Voltage		85	115/230	265	V <sub>RMS</sub>
f <sub>LINE</sub>	Line Frequency		47	50/60	63	Hz
V <sub>OUT</sub>	Output Voltage	$I_{VOUT(min)} \le I_{VOUT} \le I_{VOUT(max)}$	11.75	12	12.25	V
V <sub>RIPPLE</sub>	Output Ripple Voltage	$I_{VOUT(min)} \le I_{VOUT} \le I_{VOUT(max)}$			100	mVpp
I <sub>VOUT</sub>	Output Current		0	4		Α
f <sub>SW</sub>	Switching Frequency			110		kHz

UCC28C50, UCC28C51, UCC28C52, UCC28C53, UCC28C54, UCC28C55, UCC28C56H, UCC28C56L, UCC28C57H, UCC28C57L, UCC28C58, UCC28C59, UCC38C50, UCC38C51, UCC38C52, UCC38C50, UCC38C54, UCC38C55

JAJSNJ5C – JUNE 2022 – REVISED MARCH 2023

INSTRUMENTS www.ti.com/ja-jp

**TEXAS** 

### 表 9-1. Design Parameters (continued)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
η Efficiency			85%		

### 9.2.2 Detailed Design Procedure

This procedure outlines the steps to design an off-line universal input continuous current mode (CCM) flyback converter. See  $\boxtimes$  9-3 for component names referred to in the design procedure.

### 9.2.2.1 Input Bulk Capacitor and Minimum Bulk Voltage

Bulk capacitance may consist of one or more capacitors connected in parallel, often with some inductance between them to suppress differential-mode conducted noise. The value of the input capacitor sets the minimum bulk voltage;. Setting the bulk voltage lower by using minimal input capacitance results in higher peak primary currents leading to more stress on the MOSFET switch, the transformer, and the output capacitors. Setting the bulk voltage higher by using a larger input capacitor results in higher peak current from the input source and the capacitor itself is physically larger. Compromising between size and component stresses determines the acceptable minimum input voltage. The total required value for the primary-side bulk capacitance  $(C_{IN})$  is selected based upon the power level of the converter  $(P_{OUT})$ , the efficiency target  $(\eta)$ , the minimum input voltage  $(V_{IN(min)})$ , and is chosen to maintain an acceptable minimum bulk voltage level  $(V_{BUI}(min))$ , using 3.

$$C_{IN} = \frac{2 \times P_{IN} \times \left(0.25 + \frac{1}{\pi} \times \arcsin\left(\frac{V_{BULK (min)}}{\sqrt{2} \times V_{IN (min)}}\right)\right)}{\left(2 \times V_{IN (min)}^2 - V_{BULK (min)}^2\right) \times f_{LINE (min)}}$$
(3)

where

 V<sub>IN(min)</sub> is the RMS value of the minimum AC input voltage (85 VRMS) whose minimum line frequency is denoted as f<sub>LINE(min)</sub>, equal to 47 Hz

Based on  $\precsim$  3, to achieve a minimum bulk voltage of 75 V, assuming 85% converter efficiency, the bulk capacitor must be larger than 126  $\mu$ F. this design uses a value of 180  $\mu$ F, with consideration for component tolerances and efficiency estimation.

### 9.2.2.2 Transformer Turns Ratio and Maximum Duty Cycle

The transformer design begins with selecting a suitable switching frequency for the given application. The UCC28C42 is capable of switching up to 1 MHz but considerations such as overall converter size, switching losses, core loss, system compatibility, and interference with communication frequency bands generally determine an optimum frequency that should be used. For this off-line converter, the switching frequency ( $f_{SW}$ ) is selected to be 110 kHz as a compromise to minimize the transformer size and the EMI filter size, and still have acceptable losses.

The transformer primary to secondary turns ratio ( $N_{PS}$ ) can be selected based on the desired MOSFET voltage rating and the secondary diode voltage rating. Because the maximum input voltage is 265 VRMS, the peak bulk input voltage can be calculated as shown in  $\pm 4$ .

$$V_{\text{BULK (max)}} = \sqrt{2} \times V_{\text{IN (max)}} \approx 375 \text{ V}$$
(4)

To minimize the cost of the system, a readily available 650-V MOSFET is selected. Derating the maximum voltage stress on the drain to 80% of its rated value and allowing for a leakage inductance voltage spike of up to 30% of the maximum bulk input voltage, the reflected output voltage must be less than 130 V as shown in 式 5.

$$V_{REFLECTED} = 0.8 \times \left(V_{DS(rated)} - 1.3 \times V_{BULK(max)}\right) = 130.2 \text{ V}$$
(5)

The maximum primary to secondary transformer turns ratio (N<sub>PS</sub>) for a 12 V output can be selected as

$$N_{PS} = \frac{V_{REFLECTED}}{V_{OUT}} = 10.85 \tag{6}$$

TEXAS

A turns ratio of  $N_{PS}$  = 10 is used in the design example.

The auxiliary winding is used to supply bias voltage to the controller. Maintaining the bias voltage above the VDD minimum operating voltage after turnon is required for stable operation. The minimum VDD operating voltage for the controller selected for this design is 10 V. The auxiliary winding is selected to support a 12 V bias voltage so that it is above the minimum operating level but maintains a low level of losses in the IC. The primary to auxiliary turns ratio ( $N_{PA}$ ) can be calculated from  $\overrightarrow{x}$  7:

$$N_{PA} = N_{PS} \times \frac{V_{OUT}}{V_{BIAS}} = 10 \tag{7}$$

The output diode experiences a voltage stress that is equal to the output voltage plus the reflected input voltage:

$$V_{\text{DIODE}} = \frac{V_{\text{BULK (max)}}}{N_{\text{PS}}} + V_{\text{OUT}} = 49.5 \text{ V}$$
(8)

TI recommends a Schottky diode with a rated blocking voltage greater than 60 V to allow for voltage spikes due to ringing. The forward voltage drop ( $V_F$ ) of this diode is estimated to be equal to 0.6 V

To avoid high peak currents, the flyback converter in this design operates in continuous conduction mode. Once  $N_{PS}$  is determined, the maximum duty cycle ( $D_{MAX}$ ) can be calculated using the transfer function for a CCM flyback converter:

$$\frac{V_{OUT} + V_F}{V_{BULK (min)}} = \left(\frac{1}{N_{PS}}\right) \times \left(\frac{D_{MAX}}{1 - D_{MAX}}\right) \tag{9}$$

$$D_{MAX} = \frac{N_{PS} \times (V_{OUT} + V_F)}{V_{BULK(min)} + N_{PS} \times (V_{OUT} + V_F)} = 0.627$$
(10)

Because the maximum duty cycle exceeds 50%, and the design is an off-line (AC-input) application, the UCC28C42 is best suited for this application.

#### 9.2.2.3 Transformer Inductance and Peak Currents

For this design example, the transformer magnetizing inductance is selected based upon the CCM condition. An inductance value that allows the converter to stay in CCM over a wider operating range before transitioning into discontinuous current mode is used to minimize losses due to otherwise high currents and also to decrease the output ripple. The design of the transformer in this example sizes the inductance so the converter enters CCM operation at approximately 10% load and minimum bulk voltage to minimize output ripple.

The inductor ( $L_P$ ) for a CCM flyback can be calculated using  $\pm 11$ .

$$L_{P} = \frac{1}{2} \times \frac{\left(V_{BULK\;(min)}\right)^{2} \times \left(\frac{N_{PS} \times V_{OUT}}{V_{BULK\;(min)} + N_{PS} \times V_{OUT}}\right)^{2}}{0.1 \times P_{IN} \times f_{SW}}$$

$$\tag{11}$$

where

- P<sub>IN</sub> is estimated by dividing the maximum output power (P<sub>OUT</sub>) by the target efficiency (η)
- f<sub>SW</sub> is the switching frequency of the converter

For the UCC28C42 the switching frequency is equal to the oscillator frequency and is set to 110 kHz. Selecting  $f_{SW}$  to be 110 kHz provides a good compromise between size of magnetics, switching losses, and places the first harmonic below the 150-kHz lower limit of EN55022. Therefore, the transformer inductance must be approximately 1.8 mH. A 1.5 mH inductance is chosen as the magnetizing inductance,  $L_P$ , value for this design.

Based on calculated inductor value and the switching frequency, the current stress of the MOSFET and output diode can be calculated.

The peak current in the primary-side MOSFET of a CCM flyback can be calculated as shown in 式 12.

$$I_{PK_{MOSFET}} = \frac{P_{IN}}{V_{BULK \, (min)} \times \frac{N_{PS} \times V_{OUT}}{V_{BULK \, (min)} + (N_{PS} \times V_{OUT})}} + \left(\frac{V_{BULK \, (min)}}{2 \times L_{m}} \times \frac{\frac{N_{PS} \times V_{OUT}}{V_{BULK \, (min)} + (N_{PS} \times V_{OUT})}}{f_{SW}}\right)$$
(12)

The MOSFET peak current is 1.36 A. The RMS current of the MOSFET is calculated to be 0.97 A as shown in 式 13. Therefore, IRFB9N65A is selected to be used as the primary-side switch.

$$I_{\text{RM S}_{\text{MOSFET}}} = \sqrt{\frac{D_{\text{MAX}}^{3}}{3} \times \left(\frac{V_{\text{BULK (min)}}}{L_{\text{P}} \times f_{\text{SW}}}\right)^{2} - \left(\frac{D_{\text{MAX}}^{2} \times I_{\text{PK}_{\text{MOSFET}}} \times V_{\text{BULK (min)}}}{L_{\text{P}} \times f_{\text{SW}}}\right) + \left(D_{\text{MAX}} \times I_{\text{PK}_{\text{MOSFET}}}^{2}\right)}$$
(13)

The output diode peak current is equal to the MOSFET peak current reflected to the secondary side.

$$I_{PK_{DIODE}} = N_{PS} \times I_{PK_{MOSFET}} = 13.634 \text{ A}$$
(14)

The diode average current is equal to the total output current (4 A) combined with a required 60-V rating and 13.6-A peak current requirement, a 48CTQ060-1 is selected for the output diode.

### 9.2.2.4 Output Capacitor

The total output capacitance is selected based upon the output voltage ripple requirement. In this design, 0.1% voltage ripple is assumed. Based on the 0.1% ripple requirement, the capacitor value can be selected using ₹ 15.

$$C_{OUT} \ge \frac{I_{OUT} \times \frac{N_{PS} \times V_{OUT}}{V_{BULK (min)} + N_{PS} \times V_{OUT}}}{0.001 \times V_{OUT} \times f_{SW}} = 1865 \,\mu\text{F}$$
(15)

To design for device tolerances, a 2200-µF capacitor was selected.

### 9.2.2.5 Current Sensing Network

The current sensing network consists of the primary-side current sensing resistor ( $R_{CS}$ ), filtering components  $R_{CSF}$  and  $C_{CSF}$ , and optional  $R_P$ . Typically, the direct current sense signal contains a large amplitude leading edge spike associated with the turnon of the main power MOSFET, reverse recovery of the output rectifier, and other factors including charging and discharging of parasitic capacitances. Therefore,  $C_{CSF}$  and  $R_{CSF}$  form a low-pass filter that provides immunity to suppress the leading edge spike. For this converter,  $C_{CSF}$  is chosen to be 100 pF.

Without  $R_P$ ,  $R_{CS}$  sets the maximum peak current in the transformer primary based on the maximum amplitude of the CS pin, which is specified to be 1 V. To achieve 1.36-A primary side peak current, a 0.75- $\Omega$  resistor is chosen for  $R_{CS}$ .

The high current sense threshold of CS helps to provide better noise immunity to the system but also results in higher losses in the current sense resistor. These current sense losses can be minimized by injecting an offset voltage into the current sense signal using  $R_P$ .  $R_P$  and  $R_{CSF}$  form a resistor divider network from the current sense signal to the reference voltage of the controller ( $V_{VREF}$ ) which adds an offset to the current sense voltage. This technique still achieves current mode control with cycle-by-cycle over-current protection. To calculate required offset value ( $V_{OFFSET}$ ), use  $\not\equiv$  16.

$$V_{OFFSET} = \frac{R_{CSF}}{R_{CSF} + R_{P}} \times V_{REF}$$
(16)

After adding the R<sub>P</sub> resistance, adjust the R<sub>CS</sub> value accordingly.

#### 9.2.2.6 Gate Drive Resistor

 $R_G$  is the gate driver resistor for the power switch  $(Q_{SW})$ . The selection of this resistor value must be done in conjunction with EMI compliance testing and efficiency testing. Using a larger resistor value for  $R_G$  slows down the turnon and turnoff of the MOSFET. A slower switching speed reduces EMI but also increases the switching loss. A tradeoff between switching loss and EMI performance must be carefully performed. For this design, a  $10-\Omega$  resistor was chosen for the gate drive resistor.

### 9.2.2.7 VREF Capacitor

A precision 5-V reference voltage performs several important functions. The reference voltage is divided down internally to 2.5 V and connected to the error amplifier's noninverting input for accurate output voltage regulation. Other duties of the reference voltage are to set internal bias currents and thresholds for functions such as the oscillator upper and lower thresholds. Therefore, the reference voltage must be bypassed with a ceramic capacitor. A 1-µF, 16-V ceramic capacitor was selected for this converter. Placement of this capacitor on the physical printed-circuit board layout must be as close as possible to the respective VREF and GND pins.

### 9.2.2.8 RT/CT

RT/CT is the oscillator timing pin. For fixed frequency operation, set the timing capacitor charging current by connecting a resistor from VREF to RT/CT. Set the frequency by connecting timing capacitor from RT/CT to GND. For the best performance, keep the timing capacitor lead to GND as short and direct as possible. If possible, use separate ground traces for the timing capacitor and all other functions.

The controller's oscillator allows for operation to 1 MHz. The device uses an external resistor to set the charging current for the external capacitor, which determines the oscillator frequency. TI recommends timing resistor values from 1 k $\Omega$  to 100 k $\Omega$  and timing capacitor values from 220 pF to 4.7 nF. The UCCx8C5x oscillator is true to the curves of the original BiCMOS devices at lower frequencies, yet extends the frequency programmability range to at least 1 MHz. This programmability allows the device to offer pin-to-pin capability where required, yet capable of extending the operational range to the higher frequencies.

See Z 7-1 for component values for setting the oscillator frequency.

### 9.2.2.9 Start-Up Circuit

At start-up, the IC gets its power directly from the high-voltage bulk, through a high-voltage resistor ( $R_{START}$ ). The selection of the start-up resistor is the tradeoff between power loss and start-up time. The current flowing through  $R_{START}$  at the minimum input voltage must be higher than the VDD current under UVLO conditions (100  $\mu$ A at its maximum value). A resistance of 420-k $\Omega$  was chosen for  $R_{START}$ , providing 250  $\mu$ A of start-up current at low-line conditions. The start-up resistor is physically comprised of two 210-k $\Omega$  resistors in series to meet the high voltage requirements and power rating at high-line.

After VDD is charged up above the UVLO-ON threshold, the UCC28C42 starts to consume full operating current. The VDD capacitor is required to provide enough energy to prevent its voltage from dropping below the UVLO-OFF threshold during start-up, before the output is able to reach its regulated level. A large bulk capacitance would hold more energy but would result in slower start-up time. In this design, a  $120-\mu F$  capacitor is chosen to provide enough energy and maintain a start-up time of approximately 7 seconds. For faster start-up, the bulk capacitor value may be decreased or the  $R_{START}$  resistor modified to a lower value.

### 9.2.2.10 Voltage Feedback Compensation

Feedback compensation, also called closed-loop control, can reduce or eliminate steady state error, reduce the sensitivity of the system to parametric changes, change the gain or phase of a system over some desired frequency range, reduce the effects of small signal load disturbances and noise on system performance, and create a stable system from an unstable system. A system is stable if its response to a perturbation is that the perturbation eventually dies out. A peak current mode flyback uses an outer voltage feedback loop to stabilize the converter. To adequately compensate the voltage loop, the open-loop parameters of the power stage must be determined.

### 9.2.2.10.1 Power Stage Poles and Zeroes

The first step in compensating a fixed frequency flyback is to verify if the converter is continuous conduction mode (CCM) or discontinuous conduction mode (DCM). If the primary inductance ( $L_P$ ) is greater than the inductance for DCM or CCM boundary mode operation, called the critical inductance ( $L_{Pcrit}$ ), then the converter operates in CCM:

$$L_{\rm P} > L_{\rm Pcrit}$$
 , then CCM (17)

$$L_{Pcrit} = \frac{R_{OUT} \times (N_{PS})^2}{2 \times f_{SW}} \times \left(\frac{V_{IN}}{V_{IN} + V_{OUT} \times N_{PS}}\right)^2$$
(18)

For the entire input voltage range, the selected inductor has a value larger than the critical inductor. Therefore, the converter operates in CCM and the compensation loop requires design based on CCM flyback equations.

The current-to-voltage conversion is done externally with the ground-referenced  $R_{CS}$  and the internal 2R/R resistor divider which sets up the internal current sense gain,  $A_{CS}$  = 3. The exact value of these internal resistors is not critical but the IC provides tight control of the resistor divider ratio, so regardless of the actual resistor value variations their relative value to each other is maintained.

The DC open-loop gain  $(G_O)$  of the fixed-frequency voltage control loop of a peak current mode control CCM flyback converter shown in  $\pm$  19 is approximated by first using the output load  $(R_{OUT})$ , the primary to secondary turns ratio  $(N_{PS})$ , and the maximum duty cycle (D) as calculated in  $\pm$  20.

$$G_{O} = \frac{R_{OUT} \times N_{PS}}{R_{CS} \times A_{CS}} \times \frac{1}{\frac{(1-D)^{2}}{\tau_{L}} + (2 \times M) + 1}$$
(19)

In 式 19, D is calculated with 式 20, T<sub>I</sub> is calculated with 式 21, and M is calculated with 式 22.

**TEXAS** 

$$D = \frac{N_{PS} \times V_{OUT}}{V_{BULKmin} + (N_{PS} \times V_{OUT})}$$
(20)

$$\tau_{L} = \frac{2 \times L_{P} \times f_{SW}}{R_{OUT} \times (N_{PS})^{2}}$$
(21)

$$M = \frac{V_{OUT} \times N_{PS}}{V_{BULKmin}}$$
(22)

For this design, a converter with an output voltage ( $V_{OUT}$ ) of 12 V, and 48 W relates to an output load ( $R_{OUT}$ ) equal to 3  $\Omega$  at full load. With a maximum duty cycle of 0.627, a current sense resistance of 0.75  $\Omega$ , and a primary to secondary turns-ratio of 10, the open-loop gain calculates to 3.082 or 9.776 dB.

A CCM flyback has two zeroes that are of interest. The ESR and the output capacitance contribute a left-half plane zero ( $\omega_{ESRz}$ ) to the power stage, and the frequency of this zero ( $f_{ESRz}$ ), are calculated with  $\stackrel{\sim}{\to}$  23 and  $\stackrel{\sim}{\to}$  24.

$$\omega_{\rm ESRz} = \frac{1}{R_{\rm ESR} \times C_{\rm OUT}} \tag{23}$$

$$f_{ESRz} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}}$$
(24)

The  $f_{ESRz}$  zero for an output capacitance of 2200  $\mu F$  and a total ESR of 43 m $\Omega$  is located at 1.682 kHz.

CCM flyback converters have a zero in the right-half plane (RHP) in their transfer function. A RHP zero has the same 20 dB per decade rising gain magnitude with increasing frequency just like a left-half plane zero, but it adds a 90° phase lag instead of lead. This phase lag tends to limit the overall loop bandwidth. The frequency location ( $f_{RHPz}$ ) of the RHP zero ( $\omega_{RHPz}$ ) is a function of the output load, the duty cycle, the primary inductance ( $L_P$ ), and the primary to secondary side turns ratio ( $N_{PS}$ ).

$$\omega_{\text{RHPz}} = \frac{R_{\text{OUT}} \times (1 - D)^2 \times (N_{\text{PS}})^2}{L_{\text{P}} \times D}$$
(25)

$$f_{RHPz} = \frac{R_{OUT} \times (1 - D)^2 \times (N_{PS})^2}{2 \times \pi \times L_P \times D}$$
(26)

The right-half plane zero frequency increases with higher input voltage and lighter load. Generally, the design requires consideration of the worst case of the lowest right-half plane zero frequency and the converter must be compensated at the minimum input and maximum load condition. With a primary inductance of 1.5 mH, at 75-V DC input, the RHP zero frequency ( $f_{RHPz}$ ) is equal to 7.07 kHz at maximum duty cycle, full load.

The power stage has one dominate pole ( $\omega_{P1}$ ) which is in the region of interest, located at a lower frequency ( $f_{P1}$ ); which is related to the duty cycle, the output load, and the output capacitance, and calculated with  $\pm$  28. There is also a double pole placed at half the switching frequency of the converter ( $f_{P2}$ ) calculated with  $\pm$  30. For this example, pole  $f_{P1}$  is located at 40.37 Hz and  $f_{P2}$  is at 55 kHz.

$$\omega_{P1} = \frac{(1-D)^3}{\tau_L} + 1 + D$$

$$R_{OUT} \times C_{OUT}$$
(27)

$$f_{P1} = \frac{(1-D)^3}{\tau_L} + 1 + D$$

$$\frac{2 \times \pi \times R_{OUT} \times C_{OUT}}{2 \times \pi \times R_{OUT} \times C_{OUT}}$$
(28)

$$\omega_{P2} = \pi \times f_{SW} \tag{29}$$

$$f_{P2} = \frac{f_{SW}}{2} \tag{30}$$

### 9.2.2.10.2 Slope Compensation

Slope compensation is the large signal subharmonic instability that can occur with duty cycles that may extend beyond 50% where the rising primary side inductor current slope may not match the falling secondary side current slope. The subharmonic oscillation would result in an increase in the output voltage ripple and may even limit the power handling capability of the converter.

The target of slope compensation is to achieve an ideal quality coefficient ( $Q_P$ ), equal to 1 at half of the switching frequency. The  $Q_P$  is calculated with  $\neq 31$ .

$$Q_{P} = \frac{1}{\pi \times [M_{C} \times (1 - D) - 0.5]}$$
(31)

where

- · D is the primary side switch duty cycle
- $M_C$  is the slope compensation factor, which is defined with  $\precsim$  32

$$M_{C} = \frac{S_{e}}{S_{n}} + 1 \tag{32}$$

where

- S<sub>e</sub> is the compensation ramp slope
- S<sub>n</sub> is the inductor rising slope

The optimal goal of the slope compensation is to achieve  $Q_P = 1$ ; upon rearranging  $\not \equiv 32$  the ideal value of slope compensation factor is determined:

$$M_{ideal} = \frac{\frac{1}{\pi} + 0.5}{1 - D} \tag{33}$$

For this design to have adequate slope compensation,  $M_C$  must be 2.193 when D reaches it maximum value of 0.627.

The inductor rising slope  $(S_n)$  at the CS pin is calculated with  $\pm 34$ .

$$S_{n} = \frac{V_{\text{INmin}} \times R_{\text{CS}}}{L_{\text{P}}} = 0.038 \frac{V}{\mu \text{s}}$$
(34)

The compensation slope ( $S_e$ ) is calculated with  $\pm 35$ .

$$S_{e} = (M_{C} - 1) \times S_{n} = 44.74 \frac{mV}{\mu s}$$
 (35)

TEXAS

The compensation slope is added into the system through  $R_{RAMP}$  and  $R_{CSF}$ . The  $C_{RAMP}$  is an AC-coupling capacitor that allows the voltage ramp of the oscillator to be used without adding an offset to the current sense; select a value to approximate a high-frequency short circuit, such as 10 nF, as a starting point and make adjustments if required. The  $R_{RAMP}$  and  $R_{CSF}$  resistors form a voltage divider from the oscillator charge slope and this proportional ramp is injected into the CS pin to add slope compensation. Choose the value of  $R_{RAMP}$  to be much larger than the  $R_{RT}$  resistor so that it does not load down the internal oscillator and result in a frequency shift. The oscillator charge slope is calculated using the peak-to-peak voltage of the RT/CT sawtooth waveform ( $V_{OSCpp}$ ) equal to 1.9 V, and the minimum ON time, as shown in  $\vec{x}$  37.

$$t_{\rm ONmin} = \frac{D}{f_{\rm SW}} \tag{36}$$

$$S_{OSC} = \frac{V_{OSCpp}}{t_{ONmin}} = \frac{1.9 \text{ V}}{5.7 \text{ }\mu\text{s}} = 333 \frac{\text{mV}}{\mu\text{s}}$$
(37)

To achieve a 44.74-mV/μs compensation slope,  $R_{CSF}$  is calculated with  $\pm$  38. In this design,  $R_{RAMP}$  is selected as 24.9 kΩ, a 3.8-kΩ resistor was selected for  $R_{CSF}$ .

$$R_{CSF} = \frac{R_{RAMP}}{\frac{S_{OSC}}{S_e} - 1}$$
(38)

#### 9.2.2.10.3 Open-Loop Gain

Once the power stage poles and zeros are calculated and the slope compensation is determined, the power stage open-loop gain and phase of the CCM flyback converter can be plotted as a function of frequency. The power stage transfer function can be characterized with  $\pm 39$ .

$$H_{OPEN}(s) = G_0 \times \frac{\left(1 + \frac{s(f)}{\omega_{ESRz}}\right) \times \left(1 - \frac{s(f)}{\omega_{RHPz}}\right)}{1 + \frac{s(f)}{\omega_{P1}}} \times \frac{1}{1 + \frac{s(f)}{\omega_{P2} \times Q_P} + \frac{s(f)^2}{(\omega_{P2})^2}}$$
(39)

The bode for the open-loop gain and phase can be plotted by using  $\pm 40$ .

$$Gain_{OPEN}(s) = 20 \times log(|H_{OPEN}(s)|)$$
(40)

See **図** 9-4 and **図** 9-5.





図 9-4. Converter Open-Loop Bode Plot - Gain



#### 9.2.2.10.4 Compensation Loop

The design of the compensation loop involves selecting the appropriate components so that the required gain, poles, and zeros can be designed to result in a stable system over the entire operating range. There are three distinct portions of the loop: the TL431, the opto-coupler, and the error amplifier. Each of these stages combines with the power stage to result in a stable robust system.

For good transient response, the bandwidth of the finalized design must be as large as possible. The bandwidth of a CCM flyback,  $f_{BW}$ , is limited to  $\frac{1}{4}$  of the RHP zero frequency, or approximately 1.77 kHz using  $\frac{1}{14}$ .

$$f_{BW} = \frac{f_{RHPz}}{4} \tag{41}$$

The gain of the open-loop power stage at  $f_{BW}$  can be calculated using  $\pm 40$  or can be observed on the Bode plot ( $\ge 9-4$ ) and is equal to -19.55 dB and the phase at  $f_{BW}$  is equal to  $-58^\circ$ .

The secondary side portion of the compensation loop begins with establishing the regulated steady state output voltage. To set the regulated output voltage, a TL431 adjustable precision shunt regulator is ideally suited for use on the secondary side of isolated converters due to its accurate voltage reference and internal op-amp. The resistors used in the divider from the output terminals of the converter to the TL431 REF pin are selected based upon the desired power consumption. Because the REF input current for the TL431 is only 2  $\mu$ A, selecting the resistors for a divider current ( $I_{FB\_REF}$ ) of 1 mA results in minimal error. The top divider resistor ( $R_{FBU}$ ) is calculated:

$$R_{FBU} = \frac{V_{OUT} - REF_{TL431}}{I_{FB\_REF}}$$
(42)

The TL431 reference voltage (REF<sub>TL431</sub>) has a typical value of 2.495 V. A 9.53-k $\Omega$  resistor is chosen for R<sub>FBU</sub>. To set the output voltage to 12 V, 2.49 k $\Omega$  is used for R<sub>FBB</sub>.

$$R_{FBB} = \frac{REF_{TL431}}{V_{OUT} - REF_{TL431}} \times R_{FBU}$$
(43)

For good phase margin, a compensator zero ( $f_{COMPz}$ ) is required and should be placed at 1/10th the desired bandwidth:

$$f_{\text{COMPz}} = \frac{f_{\text{BW}}}{10} \tag{44}$$

TEXAS

$$\omega_{\text{COMPz}} = 2 \times \pi \times f_{\text{COMPz}} \tag{45}$$

With this converter,  $f_{COMPz}$  should be set at approximately 177 Hz. A series resistor ( $R_{COMPz}$ ) and capacitor ( $C_{COMPz}$ ) placed across the TL431 cathode to REF sets the compensator zero location. Setting  $C_{COMPz}$  to 0.01  $\mu$ F,  $R_{COMPz}$  is calculated:

$$R_{COMPz} = \frac{1}{\omega_{COMPz} \times C_{COMPz}}$$
(46)

Using a standard value of 88.7 k $\Omega$  for R<sub>Z</sub> and a 0.01  $\mu$ F for C<sub>Z</sub> results in a zero placed at 179 Hz.

In  $\boxtimes$  9-3, R<sub>TLbias</sub> provides cathode current to the TL431 from the regulated voltage provided from the Zener diode (D<sub>REG</sub>). For robust performance, 10 mA is provided to bias the TL431 by way of the 10-V Zener and a 1-k $\Omega$  resistor is used for R<sub>TLbias</sub>.

The gain of the TL431 portion of the compensation loop is calculated with  $\pm 47$ .

$$G_{TL431}(s) = \left(R_{COMPz} + \frac{1}{s(f) \times C_{ZCOMPz}}\right) \times \frac{1}{R_{FBU}}$$
(47)

A compensation pole is required at the frequency of right half plane zero or the ESR zero, whichever is lowest. Based previous the analysis, the right half plane zero ( $f_{RHPZ}$ ) is located at 7.07 kHz and the ESR zero ( $f_{ESRZ}$ ) is at 1.68 kHz; therefore, for this design, the compensation pole must be put at 1.68 kHz. The opto-coupler contains a parasitic pole that is difficult to characterize over frequency so the opto-coupler is set up with a pull-down resistor ( $R_{OPTO}$ ) equal to 1 k $\Omega$ , which moves the parasitic opto-coupler pole further out and beyond the range of interest for this design.

The required compensation pole can be added to the primary side error amplifier using  $R_{COMPp}$  and  $C_{COMPp}$ . Choosing  $R_{COMPp}$  as 10 k $\Omega$ , the required value of  $C_{COMPp}$  is determined using 3 48.

$$C_{\text{COMPp}} = \frac{1}{2 \times \pi \times f_{\text{ESRz}} \times R_{\text{COMPp}}} = 9.46 \text{ nF}$$
(48)

A 10-nF capacitor is used for C<sub>COMPp</sub> setting the compensation pole at 1.59 kHz.

Adding a DC gain to the primary-side error amplifier may be required to obtain the required bandwidth and helps to adjust the loop gain as needed. Using 4.99 k $\Omega$  for R<sub>FBG</sub> sets the DC gain on the error amplifier to 2. At this point the gain transfer function of the error amplifier stage (G<sub>EA</sub>(s)) of the compensation loop can be characterized using  $\not \equiv 49$ .

$$G_{EA}(s) = \left(\frac{R_{COMPp}}{R_{FBG}}\right) \times \left(\frac{1}{1 + s(f) \times C_{COMPp} \times R_{COMPp}}\right)$$
(49)

Using an opto-coupler whose current transfer ratio (CTR) is typically at 100% in the frequency range of interest so that CTR = 1, the transfer function of the opto-coupler stage ( $G_{OPTO}(s)$ ) is found using  $\pm$  50.

$$G_{OPTO}(s) = \frac{CTR \times R_{OPTO}}{R_{LED}}$$
(50)

The bias resistor ( $R_{LED}$ ) to the internal diode of the opto-coupler and the pull-down resistor on the opto emitter ( $R_{OPTO}$ ) sets the gain across the isolation boundary.  $R_{OPTO}$  has already been set to 1 k $\Omega$  but the value of  $R_{LED}$  has not yet been determined.

.....ju jp

The total closed loop gain  $(G_{TOTAL}(s))$  is the combination of the open-loop power stage  $(H_o(s))$ , the opto gain  $(G_{OPTO}(s))$ , the error amplifier gain  $(G_{EA}(s))$ , and the gain of the TL431 stage  $(G_{TL431}(s))$ , as shown in  $\not \equiv 51$ .

$$G_{TOTAL}(s) = |H_{OPEN}(s)| \times |G_{OPTO}(s)| \times |G_{EA}(s)| \times |G_{TL431}(s)|$$

$$(51)$$

The required value for  $R_{LED}$  can be selected to achieve the desired crossover frequency ( $f_{BW}$ ). By setting the total loop gain equal to 1 at the desired crossover frequency and rearranging  $\vec{\pm}$  51, the optimal value for  $R_{LED}$  can be determined, as shown in  $\vec{\pm}$  52.

$$R_{LED} \le |H_{OPEN}(s)| \times |CTR \times C_{OPTO}| \times |G_{EA}(s)| \times |G_{TL431}(s)|$$
(52)

A 1.3-k $\Omega$  resistor suits the requirement for R<sub>LED</sub>.


Based on the compensation loop structure, the entire compensation loop transfer function is written as 式 53.

$$G_{\text{CLOSED}}(s) = H_{\text{OPEN}}(s) \times \left(\frac{\text{CTR} \times R_{\text{OPTO}}}{R_{\text{LED}}}\right) \times \left(\frac{R_{\text{COMPp}}}{R_{\text{FBG}}}\right) \times \left(\frac{1}{1 + \left(s \times C_{\text{COMPp}} \times R_{\text{COMPp}}\right)}\right) \times \left(\frac{R_{\text{COMPp}}}{1 + \left(s \times C_{\text{COMPp}} \times R_{\text{COMPp}}\right)}\right)$$

$$\times \left(\frac{R_{\text{COMPz}} + \left(\frac{1}{s \times C_{\text{COMPz}}}\right)}{R_{\text{FBU}}}\right)$$
(53)

The final closed-loop bode plots are show in  $\boxtimes$  9-6 and  $\boxtimes$  9-7. The converter achieves a crossover frequency of approximately 1.8 kHz and has a phase margin of approximately 67°.

TI recommends checking the loop stability across all the corner cases including component tolerances to ensure system stability.








図 9-7. Converter Closed-Loop Bode Plot - Phase

English Data Sheet: SLUSER8

#### 9.2.3 Application Curves




図 9-8. Primary Side MOSFET Drain to Source Voltage at 240-V AC Input (100 V/div)





図 9-9. Primary Side MOSFET Drain to Source Voltage at 120-V AC Input (100 V/div)



CH1: Output Voltage AC Coupled, 200 mV/div CH4: Output Current, 1 A/div

18 ps BHL
10 10 mV AC is
2 10 V DC is
3 550 mV DC is
4 .1 V DC is
5 STOPPED

図 9-11. Output Voltage Ripple at Full Load (100 mV/div)

# 図 9-10. Output Voltage During 0.9-A to 2.7-A Load Transient




図 9-12. Output Voltage Behavior at Full Load Start-up (5 V/div)

## 9.3 Power Supply Recommendations

The absolute maximum supply voltage is 30 V for UCC28C52, including any transients that may be present. If this voltage is exceeded, device damage is likely.

Because no clamp is included in the device, the supply pin must be protected from external sources which could exceed the 30-V level.

To prevent false triggering due to leading edge noises, an RC current sense filter may be required on CS. Keep the time constant of the RC filter well below the minimum on-time pulse width.

To prevent noise problems with high-speed switching transients, bypass VREF to ground with a ceramic capacitor close to the IC package. A minimum of 0.1-µF ceramic capacitor is required. Additional VREF bypassing is required for external loads on the reference. An electrolytic capacitor may also be used in addition to the ceramic capacitor.

#### 9.4 Layout

## 9.4.1 Layout Guidelines

#### 9.4.1.1 Precautions

Careful layout of the printed board is a necessity for high-frequency power supplies. As the device-switching speeds and operating frequencies increase, the layout of the converter becomes increasingly important.

This 8-pin device has only a single ground for the logic and power connections. This forces the gate-drive current pulses to flow through the same ground that the control circuit uses for reference. Thus, the interconnect inductance must be minimized as much as possible. One implication is to place the device (gate driver) circuitry close to the MOSFET it is driving. This can conflict with the need for the error amplifier and the feedback path to be away from the noise generating components.

The single most critical item in a PWM controlled printed-circuit board layout is the placement of the timing capacitor. While both the supply and reference bypass capacitor locations are important, the timing capacitor placement is far more critical. Any noise spikes on the  $C_{CT}$  waveform due to lengthy printed circuit trace inductance or pick-up noise from being in proximity to high power switching noise causes a variety of operational problems. Dilemmas vary from incorrect operating frequency caused by pre-triggering the oscillator due to noise spikes to frequency jumping with varying duty cycles, also caused by noise spikes. The placement of the timing capacitor must be treated as the most important layout consideration. Keep PC traces as short as possible to minimize added series inductance.

#### 9.4.1.2 Feedback Traces

Try to run the feedback trace as far from the inductor and noisy power traces as possible. You would also like the feedback trace to be as direct as possible and somewhat thick. These two sometimes involve a trade-off, but keeping it away from EMI and other noise sources is the more critical of the two. If possible, run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two.

#### 9.4.1.3 Bypass Capacitors

When using a low value ceramic bypass capacitor, it must be placed as close to the VDD pin of the device as possible. This eliminates as much trace inductance effects as possible and give the internal device rail a cleaner voltage supply. Using surface mount capacitors also reduces lead length and lessens the chance of noise coupling into the effective antenna created by through-hole components.

English Data Sheet: SLUSER8

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023



### 9.4.1.4 Compensation Components

For best stability, external compensation components must be placed close to the IC. Keep FB lead length as short as possible and FB stray capacitance as small as possible. TI recommends surface mount components here as well for the same reasons discussed for the filter capacitors. These must not be placed very close to traces with high switching noise.

#### 9.4.1.5 Traces and Ground Planes

Make all of the power (high current) traces as short, direct, and thick as possible. It is good practice on a standard PCB board to make the traces an absolute minimum of 15 mils (0.381 mm) per ampere. The inductor, output capacitors, and output diode must be as close to each other possible. This helps reduce the EMI radiated by the power traces due to the high switching currents through them. This also reduces lead inductance and resistance as well, which in turn reduces noise spikes, ringing, and resistive losses that produce voltage errors.

The grounds of the IC, input capacitors, output capacitors, and output diode, if applicable, must be connected close together directly to a ground plane. It would also be a good idea to have a ground plane on both sides of the PCB. This reduces noise as well by reducing ground loop errors as well as by absorbing more of the EMI radiated by the inductor. For multi-layer boards with more than two layers, a ground plane can be used to separate the power plane, where the power traces and components are, and the signal plane, where the feedback and compensation and components are, for improved performance. On multi-layer boards the use of vias is required to connect traces and different planes. It is good practice to use one standard via per 200 mA of current if the trace conducts a significant amount of current from one plane to the other.

Arrange the components so that the switching current loops curl in the same direction. Due to the way switching regulators operate, there are two power states. One state when the switch is ON and one when the switch is OFF. During each state there is a current loop made by the power components that are currently conducting. Place the power components so that during each of the two states the current loop is conducting in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles and reduces radiated EMI.

### 9.4.2 Layout Example




図 9-13. UCCx8C4x Layout Example

## 10 Device and Documentation Support

## 10.1 Device Support

## 10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### **10.2 Documentation Support**

#### 10.2.1 Related Documentation

For related documentation see the following:

UC384x Provides Low-Cost Current-Mode Control (SLUA143)

### 10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 10.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

www.ti.com/ja-jp

JAJSNJ5C - JUNE 2022 - REVISED MARCH 2023

#### 10.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 10.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 26-Mar-2023

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28C50DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2C50	Samples
UCC28C50DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C50	Samples
UCC28C51DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2C51	Samples
UCC28C51DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C51	Samples
UCC28C52DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2C52	Samples
UCC28C52DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C52	Samples
UCC28C53DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2C53	Samples
UCC28C53DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C53	Samples
UCC28C54DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2C54	Samples
UCC28C54DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C54	Samples
UCC28C55DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2C55	Samples
UCC28C55DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C55	Samples
UCC28C56HDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C56H	Samples
UCC28C56LDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C56L	Samples
UCC28C57HDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C57H	Samples
UCC28C57LDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C57L	Samples
UCC28C58DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C58	Samples
UCC28C59DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28C59	Samples
UCC38C50DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	38C50	Samples
UCC38C51DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	38C51	Samples

www.ti.com 26-Mar-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC38C52DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	38C52	Samples
UCC38C53DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 85	3C53	Samples
UCC38C53DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	38C53	Samples
UCC38C54DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	38C54	Samples
UCC38C55DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	38C55	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

## **PACKAGE OPTION ADDENDUM**

www.ti.com 26-Mar-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC28C50, UCC28C51, UCC28C52, UCC28C53, UCC28C54, UCC28C55, UCC28C56H, UCC28C56L, UCC28C57H, UCC28C57L, UCC28C58, UCC28C59:

• Automotive : UCC28C50-Q1, UCC28C51-Q1, UCC28C52-Q1, UCC28C53-Q1, UCC28C54-Q1, UCC28C55-Q1, UCC28C56H-Q1, UCC28C56L-Q1, UCC28C57H-Q1, UCC28C57H-Q1, UCC28C58-Q1, UCC28C59-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 3-Oct-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28C50DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C51DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C51DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C52DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C53DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C53DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C54DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C54DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C55DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C55DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C56HDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C56LDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C57HDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C57LDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Oct-2023

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28C58DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C59DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C51DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C53DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C54DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C55DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 3-Oct-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28C50DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C50DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C51DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C51DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C52DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C52DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C53DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C53DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C54DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C54DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C55DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C55DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C56HDR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C56LDR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C57HDR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C57LDR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C58DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC28C59DR	SOIC	D	8	2500	367.0	367.0	35.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Oct-2023

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC38C50DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC38C51DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC38C52DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC38C53DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC38C54DR	SOIC	D	8	2500	367.0	367.0	35.0
UCC38C55DR	SOIC	D	8	2500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated