PCA9306-Q1

JAJSOG4C – JULY 2007 – REVISED APRIL 2022

# PCA9306-Q1 デュアル双方向 I<sup>2</sup>C バスおよび SMBus 電圧レベル・トランスレータ

## 1 特長

- 車載アプリケーション向けに AEC-Q100 認定済み
  - 温度グレード 2:-40℃~105℃、T<sub>Δ</sub>
  - HBM ESD 分類レベル H2
  - CDM ESD 分類レベル C4B
- 混在モードの I<sup>2</sup>C アプリケーションで、SDA および SCL ライン用の 2 ビット双方向トランスレータ
- I<sup>2</sup>C バスおよび SMBus 互換
- 最大伝播遅延が 1.5ns 未満で、Standard-mode およ び Fast-mode の I<sup>2</sup>C デバイスと複数のコントローラに 対応
- 次の電圧レベル変換が可能
  - 1.2V Ø V<sub>RFF1</sub> ≿, 1.8V, 2.5V, 3.3V, 5V Ø
  - 1.8V Ø V<sub>RFF1</sub> ≿, 2.5V, 3.3V, 5V Ø V<sub>RFF2</sub>
  - 2.5V  $\mathcal{O}$  V<sub>REF1</sub>  $\mathcal{E}$ , 3.3V  $\mathfrak{F}$   $\mathfrak{E}$   $\mathfrak{E}$   $\mathfrak{E}$   $\mathcal{O}$  V<sub>RFF2</sub>
  - 3.3V の V<sub>REF1</sub> と、5V の V<sub>REF2</sub>
- 方向ピンを必要としない双方向電圧レベル変換
- 入力および出力ポート間のオン状態の接続抵抗が 3.5Ωと低いことにより信号の歪みを低減
- オープン・ドレインの I<sup>2</sup>C I/O ポート (SCL1、SDA1、 SCL2, SDA2)
- 5V 許容の I<sup>2</sup>C I/O ポートにより、混在モード信号動作 をサポート
- EN = LOW のとき SCL1、SDA1、SCL2、SDA2 ピン が高インピーダンス
- EN = LOW のとき、絶縁のためのロックアップ・フリー 動作
- フロースルー・ピン配置によりプリント基板の配線を簡 素化
- JESD 78、Class II 準拠で 100mA 超のラッチアップ 性能
- JESD 22 を上回る ESD 保護
  - 2000V、人体モデル (A114-A)
  - 200V、マシン・モデル (A115-A)
  - 1000V、デバイス帯電モデル (C101)

## 2 アプリケーション

- I<sup>2</sup>C、SMBus、PMBus、MDIO、UART、低速 SDIO、 GPIO、その他の2信号インターフェイス
- 車載ヘッド・ユニット
- 車載インストルメント・クラスタ
- 車載用運転支援カメラ

## 3 概要


このイネーブル (EN) 入力付きデュアル双方向 I<sup>2</sup>C およ び SMBus 電圧レベル・トランスレータは 1.2V~3.3V の  $V_{RFF1}$  と 1.8V~5.5V の  $V_{RFF2}$  で動作します。

PCA9306-Q1 は、方向ピンを使用せず、1.2V と 5V との 間の双方向電圧変換が可能です。スイッチのオン抵抗 (ron) が低いため、最小の伝播遅延で接続が可能です。 EN を HIGH にすると、トランスレータ・スイッチがオンにな り、SCL1 および SDA1 I/O がそれぞれ SCL2 および SDA2 I/O に接続され、ポート間の双方向データ・フロー が可能になります。EN が LOW のとき、トランスレータ・ス イッチはオフになり、ポート間は高インピーダンス状態にな ります。

#### 製品情報

	AND 119 130	
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
PCA9306-Q1	VSSOP (8)	2.30mm × 2.00mm

(1) 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



アプリケーション概略図



## **Table of Contents**

1 特長	1 9 Detaile
2 アプリケーション	<b>1</b> 9.1 Ov
3 概要	1 9.2 Fu
4 Revision History	
5 概要 (続き)	
6 Pin Configuration and Functions	
7 Specifications	
7 4 Ab - a but - Marrian - Dating -	5 10.2 T
7.1 Absolute Maximum Ratings	11 Daws
7.2 ESD Ratings	5
7.3 Recommended Operating Conditions	40 1 1
7.4 Thermal Information	<b>5</b>
7.5 Electrical Characteristics	6 12.2 L
7.6 Switching Characteristics: Translating Down, V <sub>IH</sub>	13 Device
= 3.3 V	6 13.1 D
7.7 Switching Characteristics: Translating Down, V <sub>IH</sub>	13.2 R
= 2.5 V	6 13.3 <sup>+</sup>
7.8 Switching Characteristics: Translating Up, V <sub>IH</sub> =	13.4 T
2.3 V	7 13.5 E
7.9 Switching Characteristics: Translating Up, V <sub>IH</sub> =	13.6 G
1.5 V	
7.10 Typical Characteristics	7 Inform
8 Parameter Measurement Information	

9 Detailed Description	
9.1 Overview	9
9.2 Functional Block Diagram	
9.3 Feature Description	15
9.4 Device Functional Modes	15
10 Application and Implementation	. 16
10.1 Application Information	. 16
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	
12.2 Layout Example	
13 Device and Documentation Support	.22
13.1 Documentation Support	. 22
13.2 Receiving Notification of Documentation Updates.	.22
13.3 サポート・リソース	. 22
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	
13.6 Glossary	
14 Mechanical, Packaging, and Orderable	
Information	. 22

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision B (April 2016) to Revision C (April 2022)	Page
•	I <sup>2</sup> C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更	1
•	「概要 (続き)」の最初の段落にディスエーブル時のテキストを追加	3
•	Changed the θ <sub>JA</sub> MAX value from 227°C/W to 275°C/W in the Absolute Maximum Ratings	5
•	Changed the Thermal Information table	<mark>5</mark>
•	Changed the V <sub>IK</sub> MIN value to -1.2 V and the MAX value to 0 V in the Electrical Characteristics table	<mark>6</mark>
•	Changed the $t_{PHL}$ MAX value at $C_L$ = 15 pF from: 0.5 ns to: 0.75 ns in the Switching Characteristics:	
	Translating Down, V <sub>IH</sub> = 3.3 V	6
•	Changed the $t_{PHL}$ MAX value at $C_L$ = 15 pF from: 0.5 ns to: 0.75 ns in the Switching Characteristics:	
	Translating Down, V <sub>IH</sub> = 2.5 V	6
•	Added Note Specified by design to the Switching Characteristics: Translating Up, V <sub>IH</sub> = 2.3 V	<mark>7</mark>
•	Added Note Specified by design to the Switching Characteristics: Translating Up, V <sub>IH</sub> = 1.5 V	<mark>7</mark>
•	Changed figure "ON-Resistance vs. Input Voltage" for V <sub>EN</sub> = 4.5V	<mark>7</mark>
	Added sections Definition of threshold voltage through Current Limiting Resistance on V <sub>REF2</sub>	

## Changes from Revision A (March 2013) to Revision B (April 2016)

Page

## 5 概要 (続き)

I<sup>2</sup>C アプリケーションでは、400pF というバス容量の限界が、デバイスの数とバスの長さを制限します。PCA9306-Q1 を使うと、システム設計者はディスエーブル時にバスの半分を分離できるため、より多くの I<sup>2</sup>C デバイスまたはより長いパターン長に対応できます。

PCA9306-Q1 を使うと、2 つのバスを、一方は 400kHz の動作周波数で、

他方は 100kHz の動作周波数で動作させることもできます。2 つのバスを異なる周波数で動作させる場合、一方のバスで 400kHz の動作が必要であれば他方の 100kHz のバスを分離する必要があります。コントローラが 400kHz で動作している場合、リピータによる遅延が追加されることで、システムの最大動作周波数は 400kHz より低くなる場合があります。

すべてのチャネルは同じ電気的特性を持っており、電圧または伝搬遅延に関して出力間の偏差は最小限です。これは、ディスクリート・トランジスタ電圧変換ソリューションに対する利点であり、本デバイスのスイッチの構造が対称的であることがその理由です。本トランスレータは、低電圧デバイスに対する優れた ESD 保護を提供すると同時に、ESD 耐性が劣るデバイスを保護します。



# **6 Pin Configuration and Functions**




図 6-1. DCU Package, 8-Pin VSSOP, Top View

表 6-1. Pin Functions

	PIN	DESCRIPTION		
NO.	NAME	DESCRIPTION		
1	GND	Ground, 0 V		
2	V <sub>REF1</sub>	Low-voltage-side reference supply voltage for SCL1 and SDA1		
3	SCL1	Serial clock, low-voltage side. Connect to V <sub>REF1</sub> through a pullup resistor.		
4	SDA1	Serial data, low-voltage side. Connect to V <sub>REF1</sub> through a pullup resistor.		
5	SDA2	Serial data, high-voltage side. Connect to V <sub>REF2</sub> through a pullup resistor.		
6	SCL2	Serial clock, high-voltage side. Connect to V <sub>REF2</sub> through a pullup resistor.		
7	V <sub>REF2</sub>	High-voltage-side reference supply voltage for SCL2 and SDA2		
8	EN	Switch enable input. Connected to V <sub>REF2</sub> and pulled up through a high resistor.		

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>REF1</sub>	DC reference voltage			-0.5	7	V
V <sub>REF2</sub>	DC reference bias voltage			-0.5	7	V
VI	Input voltage <sup>(2)</sup>			-0.5	7	V
V <sub>I/O</sub>	Input/output voltage <sup>(2)</sup>			-0.5	7	V
V <sub>I/O</sub>	Continuous channel current				128	mA
I <sub>IK</sub>	Input clamp current	VI	< 0		-50	mA
$\theta_{JA}$	A Package thermal impedance				275.5	°C/W
T <sub>stg</sub>	Storage temperature			-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	SCL1, SDA1, SCL2, SDA2	0	5	V
V <sub>REF1</sub>	V <sub>REF1</sub> Reference voltage		0	5	V
V <sub>REF2</sub> Reference voltage				5	V
EN	EN Enable input voltage		0	5	V
I <sub>PASS</sub>	Pass switch current			64	mA
T <sub>A</sub>	T <sub>A</sub> Operating free-air temperature			105	°C

### 7.4 Thermal Information

	THERMAL METRIC(1)	DCU (VSSOP)	UNIT
	I DERIVAL WEIRIC	8 PINS	UNII
R <sub>0JA</sub> (2)	Junction-to-ambient thermal resistance	275.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	127.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	186.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	65.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	185.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report

<sup>(2)</sup> The input and input/output negative voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		٦	EST CONDITION	ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT				
V <sub>IK</sub>	Input clamp voltage		$I_1 = -18 \text{ mA},$	EN = 0 V		-1.2		0	V				
I <sub>IH</sub>	Input leakage current		V <sub>I</sub> = 5 V,	EN = 0 V				5	μA				
C <sub>i</sub> (EN)	Input capacitance		V <sub>I</sub> = 3 V or 0 V				11		pF				
C <sub>io(off)</sub>	Off capacitance	SCLn, SDAn	V <sub>O</sub> = 3 V or 0 V,	EN = 0 V			4	6	pF				
C <sub>io(on)</sub>	On capacitance	SCLn, SDAn	V <sub>O</sub> = 3 V or 0 V,	EN = 3 V			10.5	12.5	pF				
			V <sub>I</sub> = 0 V,		EN = 4.5 V		3.5	5.5					
				V <sub>I</sub> = 0 V,	V <sub>I</sub> = 0 V,	V <sub>I</sub> = 0 V,	V <sub>I</sub> = 0 V,	V <sub>I</sub> = 0 V,	V <sub>I</sub> = 0 V,	I <sub>O</sub> = 64 mA	EN = 3 V		4.7
										v <sub>1</sub> – 0 v,	V - 0 V,	V - 0 V,	v <sub>1</sub> – o v,
r <sub>on</sub> (2)	ON-state resistance	SCLn, SDAn			EN = 1.5 V		25.5	32	Ω				
			V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = 15 mA	EN = 4.5 V	1	6	15					
			V <sub>1</sub> - 2.4 V,	10 - 15 IIIA	EN = 3 V	20	60	140					
			V <sub>I</sub> = 1.7 V,	I <sub>O</sub> = 15 mA	EN = 2.3 V	20	60	140					

All typical values are at T<sub>A</sub> = 25°C.

## 7.6 Switching Characteristics: Translating Down, V<sub>IH</sub> = 3.3 V

over recommended operating free-air temperature range, EN = 3.3 V,  $V_{IH}$  = 3.3 V,  $V_{IL}$  = 0, and  $V_{M}$  = 1.15 V (unless otherwise noted) (see  $\boxtimes$  8-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN MAX	UNIT
			C <sub>L</sub> = 50 pF	0.8	
t <sub>PLH</sub>	SCL2 or SDA2 SCL1 or SD	SCL1 or SDA1	C <sub>L</sub> = 30 pF	0.6	ns
			C <sub>L</sub> = 15 pF	0.3	
			C <sub>L</sub> = 50 pF	1.2	
t <sub>PHL</sub>	SCL2 or SDA2	SCL1 or SDA1	C <sub>L</sub> = 30 pF	1	ns
			C <sub>L</sub> = 15 pF	0.75	

## 7.7 Switching Characteristics: Translating Down, V<sub>IH</sub> = 2.5 V

over recommended operating free-air temperature range, EN = 2.5 V,  $V_{IH}$  = 2.5 V,  $V_{IL}$  = 0, and  $V_{M}$  = 0.75 V (unless otherwise noted) (see  $\boxtimes$  8-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN MAX	UNIT				
	SCL2 or SDA2 SCL1 or SI		C <sub>L</sub> = 50 pF	1					
t <sub>PLH</sub>			C <sub>L</sub> = 30 pF	0.7	ns				
			C <sub>L</sub> = 15 pF	0.4					
			C <sub>L</sub> = 50 pF	1.3					
t <sub>PHL</sub>	SCL2 or SDA2 SCL2	SCL2 or SDA2 SCL1 or S	SCL1 or SDA1	SCL1 or SDA1	SCL1 or SDA1	SCL2 or SDA2 SCL1 or SDA1 C <sub>L</sub> = 30 pF	C <sub>L</sub> = 30 pF	1	ns
			C <sub>L</sub> = 15 pF	0.75					

<sup>(2)</sup> Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals, at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.

## 7.8 Switching Characteristics: Translating Up, $V_{IH} = 2.3 \text{ V}$

over recommended operating free-air temperature range, EN = 3.3 V,  $V_{IH}$  = 2.3 V,  $V_{IL}$  = 0,  $V_{T}$  = 3.3 V,  $V_{M}$  = 1.15 V, and  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see  $\boxtimes$  8-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN MAX	UNIT
			C <sub>L</sub> = 50 pF	0.9 <sup>(1)</sup>	
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	C <sub>L</sub> = 30 pF	0.6 <sup>(1)</sup>	ns
			C <sub>L</sub> = 15 pF	0.4 <sup>(1)</sup>	
			C <sub>L</sub> = 50 pF	1.4 <sup>(1)</sup>	
t <sub>PHL</sub>	SCL1 or SDA1	SCL2 or SDA2	C <sub>L</sub> = 30 pF	1.1 <sup>(1)</sup>	ns
			C <sub>L</sub> = 15 pF	0.7 <sup>(1)</sup>	

Specified by design


# 7.9 Switching Characteristics: Translating Up, $V_{IH}$ = 1.5 V

over recommended operating free-air temperature range, EN = 2.5 V,  $V_{IH}$  = 1.5 V,  $V_{IL}$  = 0,  $V_{T}$  = 2.5 V,  $V_{M}$  = 0.75 V, and  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see  $\boxtimes$  8-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN MAX	UNIT
			C <sub>L</sub> = 50 pF	1(1)	
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	C <sub>L</sub> = 30 pF	0.6 <sup>(1)</sup>	ns
			C <sub>L</sub> = 15 pF	0.4 <sup>(1)</sup>	
			C <sub>L</sub> = 50 pF	1.3 <sup>(1)</sup>	
t <sub>PHL</sub>	SCL1 or SDA1	SCL2 or SDA2	C <sub>L</sub> = 30 pF	1.3 <sup>(1)</sup>	ns
			C <sub>L</sub> = 15 pF	0.8 <sup>(1)</sup>	

(1) Specified by design

## 7.10 Typical Characteristics







図 7-2. ON-Resistance (R<sub>ON</sub>) vs Input Voltage (V<sub>SDA1</sub> or V<sub>SCL1</sub>)



## **8 Parameter Measurement Information**



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq$  2 ns,  $t_{f} \leq$  2 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

図 8-1. Load Circuit for Outputs

## 9 Detailed Description

### 9.1 Overview

The PCA9306-Q1 is a dual bidirectional I<sup>2</sup>C and SMBus voltage-level translator with an enable (EN) input that operates without the use of a direction pin. The voltage supply range for VREF1 is 1.2 V to 3.3 V and the supply range for VREF2 is 1.8 V to 5.5 V.

The PCA9306-Q1 can also be used to run two buses, one at a 400-kHz operating frequency and the other at a 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated by using the EN pin when the 400-kHz operation of the main bus is required. If the controller is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

In I<sup>2</sup>C applications, the bus capacitance limit of 400 pF restricts the number of devices and bus length. The capacitive load on both sides of the PCA9306-Q1 must be considered when approximating the total load of the system, ensuring the sum of both sides is under 400 pF.

Both the SDA and SCL channels of the PCA9306-Q1 have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This characteristic is a benefit over discrete transistor voltage translation solutions, because the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower-voltage devices and at the same time protects less ESD-resistant devices.

### 9.1.1 Definition of threshold voltage

This document references a threshold voltage denoted as  $V_{th}$ , which appears multiple times throughout this document when discussing the NFET between  $V_{REF1}$  and  $V_{REF2}$ . The value of  $V_{th}$  is approximately 0.6 V at room temperature.

#### 9.1.2 Correct Device Set Up

In a normal set up shown in  $\boxtimes$  9-1, the enable pin and  $V_{REF2}$  are shorted together and tied to a 200-k $\Omega$  resistor, and a reference voltage equal to  $V_{REF1}$  plus the FET threshold voltage is established. This reference voltage is used to help pass lows from one side to another more effectively while still separating the different pull up voltages on both sides.




図 9-1. Normal Setup

Care should be taken to ensure  $V_{REF2}$  has an external resistor tied between it and  $V_{CC2}$ . If  $V_{REF2}$  is tied directly to the  $V_{CC2}$  rail without a resistor, then there is no external resistance from the  $V_{CC2}$  to  $V_{CC1}$  to limit the current such as in  $\boxtimes$  9-2. This effectively looks like a low impedance path for current to travel through and potentially

break the pass FET if the current flowing through the pass FET is larger than the absolute maximum continuous channel current specified in section 6.1. The continuous channel current is larger with a higher voltage difference between  $V_{\rm CC1}$  and  $V_{\rm CC2}$ .

 $\boxtimes$  9-2 shows an improper set up. If  $V_{CC2}$  is larger than  $V_{CC1}$  but less than  $V_{th}$ , the impedance between  $V_{CC1}$  and  $V_{CC2}$  is high resulting in a low drain to source current, which does not cause damage to the device. Concern arises when  $V_{CC2}$  becomes larger than  $V_{CC1}$  by  $V_{th}$ . During this event, the NFET turns on and begin to conduct current. This current is dependent on the gate to source voltage and drain to source voltage.




図 9-2. Abnormal Setup

### 9.1.3 Disconnecting a Target from the Main I2C Bus Using the EN Pin

PCA9306-Q1 can be used as a switch to disconnect one side of the device from the main I2C bus. This can be advantageous in multiple situations. One instance of this situation is if there are devices on the I2C bus which only supports fast mode (400 kHz) while other devices on the bus support fast mode plus (1 MHz). An example of this is displayed in  $\boxtimes$  9-3.




図 9-3. Example of an I2C bus with multiple supported frequencies

In this situation, if the controller is on the 1 MHz side then communicating at 1 MHz should not be attempted if PCA9306-Q1 were enabled. It needs to be disabled for PCA9306-Q1 to avoid possibly glitching state machines in devices which were designed to operate correctly at 400 kHz or slower. When PCA9306-Q1 is disabled, the controller can communicate with the 1 MHz devices without disturbing the 400 kHz bus. When the PCA9306-Q1 is enabled, communication across both sides at 400 kHz is acceptable.

### 9.1.4 Supporting Remote Board Insertion to Backplane with PCA9306-Q1

Another situation where PCA9306-Q1 is advantageous when using its enable feature is when a remote board with I2C lines needs to be attached to a main board (backplane) with an I2C bus such as in  $\boxtimes$  9-4. If connecting a remote board to a backplane is not done properly, the connection could result in data corruption during a transaction or the insertion could generate an unintended pulse on the SCL line. Which could glitch an I2C device state machine causing the I2C bus to get stuck.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



図 9-4. An example of connecting a remote board to a main board (backplane)

PCA9306-Q1 can be used to support this application because it can be disabled while making the connection. Then it is enabled once the remote board is powered on and the buses on both sides are IDLE.

## 9.1.5 Switch Configuration

PCA9306-Q1 has the capability of being used with its  $V_{REF1}$  voltage equal to  $V_{REF2}$ . This essentially turns the device from a translator to a device which can be used as a switch, and in some situations this can be useful. The switch configuration is shown in  $\boxtimes$  9-5 and translation mode is shown in  $\boxtimes$  9-6.




図 9-5. Switch Configuration




図 9-6. Translation Configuration

When PCA9306-Q1 is in the switch configuration ( $V_{REF1} = V_{REF2}$ ), the propagation delays are different compared to the translator configuration. Taking a look at the propagation delays, if the pull up resistance and capacitance on both sides of the bus are equal, then in switch mode the PCA9306-Q1 has the same propagation delay from side one to two and side two to one. The propagation delays become lower when  $V_{CC1}/V_{CC2}$  is larger.

For example, the propagation delay at 1.8 V is longer than at 5 V in the switching configuration. When PCA9306-Q1 is in translation mode, side one propagate lows to side two faster than side two can propagate lows to side 1. This time difference increases as the difference between  $V_{CC2}$  and  $V_{CC1}$  becomes larger.

#### 9.1.6 Controller on Side 1 or Side 2 of Device

I2C and SMBus are bidirectional protocol meaning devices on the bus can both transmit and receive data. PCA9306-Q1 was designed to allow for signals to be able to be transmitted from either side, thus allowing for the controller to be able to placed on either side of the device.  $\boxtimes$  9-7 shows the controller on side two as opposed to the *Simplified Application Diagram* on page 1 of this data sheet.




図 9-7. Controller on side 2 of PCA9306-Q1

### 9.1.7 LDO and PCA9306-Q1 Concerns

The  $V_{REF1}$  pin can be supplied by a low-dropout regulator (LDO), but in some cases the LDO can lose its regulation because of the bias current from  $V_{REF2}$  to  $V_{REF1}$ . If the LDO cannot sink the bias current, then the current has no other paths to ground and instead charges up the capacitance on the  $V_{REF1}$  node (both external and parasitic). This results in an increase in voltage on the  $V_{REF1}$  node. If no other paths for current to flow are established (such as back biasing of body diodes or clamping diodes through other devices on the  $V_{REF1}$  node), then the  $V_{REF1}$  voltage ends up stabilizing when  $V_{gs}$  of the pass FET is equal to  $V_{th}$ . This means  $V_{REF1}$  node voltage is  $V_{CC2}$  -  $V_{th}$ . Note that any target or controllers running off of the LDO now see the  $V_{CC2}$  -  $V_{th}$  voltage which may cause damage to those target or controllers if they are not rated to handle the increased voltage.




図 9-8. Example of no leakage current path when using LDO

To ensure LDO does not lose regulation due to the bias current of PCA9306-Q1, a weak pull down resistor can be placed on  $V_{REF1}$  to ground to provide a path for the bias current to travel. The recommended pull down resistor is calculated by  $\not \equiv 4$  where 0.75 gives about 25% margin for error incase bias current increases during operation.




図 9-9. Example with Leakage current path when using an LDO

$$V_{en} = V_{REF1} + V_{th} \tag{1}$$

#### where

V<sub>th</sub> is approximately 0.6 V

$$I_{\text{bias}} = (V_{\text{CC2}} - V_{\text{en}})/200k$$
 (2)

$$R_{\text{pulldown}} = V_{\text{OUT}} / I_{\text{bias}}$$
 (3)

Recommended 
$$R_{\text{pulldown}} = R_{\text{pulldown}} \times 0.75$$
 (4)

## 9.1.8 Current Limiting Resistance on V<sub>REF2</sub>

The resistor is used to limit the current between  $V_{REF2}$  and  $V_{REF1}$  (denoted as  $R_{CC}$ ) and helps to establish the reference voltage on the enable pin. The 200k resistor can be changed to a lower value; however, the bias current proportionally increases as the resistor decreases.

$$I_{\text{bias}} = (V_{\text{CC2}} - V_{\text{en}})/R_{\text{CC}} : V_{\text{en}} = V_{\text{RFF1}} + V_{\text{th}}$$
 (5)

#### where

V<sub>th</sub> is approximately 0.6V

Keep in mind  $R_{CC}$  should not be sized low enough that  $I_{CC}$  exceeds the absolute maximum continuous channel current specified in section 6.1 which is described in  $\pm$  6.

$$R_{CC}(min) \ge (V_{CC2} - V_{en})/0.128 : V_{en} = V_{REF1} + V_{th}$$
 (6)

#### where

V<sub>th</sub> is approximately 0.6V



# 9.2 Functional Block Diagram




図 9-10. Logic Diagram (Positive Logic)

## 9.3 Feature Description

### 9.3.1 Enable (EN) Pin

The PCA9306-Q1 is a double-pole, single-throw switch in which the gate of the transistors is controlled by the voltage on the EN pin. In  $\boxtimes$  10-1, the PCA9306-Q1 always remains enabled when power is applied to VREF2.  $\boxtimes$  10-1, the device becomes enabled when a control signal from a processor is in a logic high state. In another variation, the EN pin can be controlled by the output of a processor, but VREF2 can be connected to a power supply through a 200-k $\Omega$  resistor. In this case, VREF2 and EN are not to be tied together and the SCL and SDA switches are in a high impedance state when EN is in a logic-low state, as shown in the  $200 \times 10^{-1}$  section.

### 9.3.2 Voltage Translation

The primary feature of the PCA9306-Q1 is translating voltage from an  $I^2C$  bus referenced to VREF1 up to an  $I^2C$  bus referenced to VDPU, to which VREF2 is connected through a 200-k $\Omega$  pullup resistor. When translating a standard, open-drain  $I^2C$  bus, this is achieved by simply connecting pullup resistors from SCL1 and SDA1 to VREF1 and connecting pullup resistors from SCL2 and SDA2 to VDPU. Find more information on sizing the pullup resistors in the *Sizing Pullup Resistor* section.

### 9.4 Device Functional Modes

表 9-1 describes the two functions of the translation device.

表 9-1. Function Table

INPUT EN <sup>(1)</sup>	TRANSLATOR FUNCTION
Н	SCL1 = SCL2, SDA1 = SDA2
L	Disconnect

(1) EN is controlled by the V<sub>REF2</sub> logic levels and must be at least 1 V higher than V<sub>REF1</sub> for best translator operation.

## 10 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 10.1 Application Information

## 10.1.1 General Applications of I<sup>2</sup>C

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic-high levels on the translator bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode I<sup>2</sup>C devices, in addition to SMBus devices. Standard-mode I<sup>2</sup>C devices only specify 3 mA in a generic I<sup>2</sup>C system where standard-mode devices and multiple controllers are possible. Under certain conditions, high termination currents can be used. When the SDA1 or SDA2 port is low, the clamp is in the ON state, and a low-resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is high, the voltage on the SDA1 port is limited to the voltage set by V<sub>REF1</sub>. When the SDA1 port is high, the SDA2 port is pulled to the pullup supply voltage of the drain (V<sub>DPU</sub>) by the pullup resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control. The SCL1-SCL2 channel also functions in the same way as the SDA1-SDA2 channel.

### 10.2 Typical Application

☑ 10-1 and ☑ 10-2 show how these pullup resistors are connected in a typical application, as well as two options for connecting the EN pin.




図 10-1. Typical Application Circuit (Switch Always Enabled) Diagram




図 10-2. Typical Application Circuit (Switch Enable Control) Diagram

### 10.2.1 Design Requirements

表 10-1 lists the design parameters for this example.

表 10-1. Design Parameters

		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>REF2</sub>	Reference voltage	V <sub>REF1</sub> + 0.6	2.1	5	V
EN	Enable input voltage	V <sub>REF1</sub> + 0.6	2.1	5	V
V <sub>REF1</sub>	Reference voltage	0	1.5	4.4	V
I <sub>PASS</sub>	Pass switch current		14		mA
I <sub>REF</sub>	Reference-transistor current		5		μΑ
T <sub>A</sub>	Operating free-air temperature	-40		105	°C

<sup>(1)</sup> All typical values are at T<sub>A</sub> = 25°C.

### 10.2.2 Detailed Design Procedure

### 10.2.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to  $V_{REF2}$  and both pins pulled to high-side  $V_{DPU}$  through a pullup resistor (typically 200 k $\Omega$ ). This allows  $V_{REF2}$  to regulate the EN input. A filter capacitor on  $V_{REF2}$  is recommended. The  $I^2C$  bus controller output can be totem-pole or open-drain (pullup resistors may be required) and the  $I^2C$  bus device output can be totem-pole or open-drain (pullup resistors are required to pull the SCL2 and SDA2 outputs to  $V_{DPU}$ ). However, if either output is totem-pole, data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both outputs are open-drain, no direction control is needed.

The reference supply voltage (V<sub>REF1</sub>) is connected to the processor core power-supply voltage.

## 10.2.2.2 Sizing Pullup Resistor

The pullup resistor value must limit the current through the pass transistor, when it is in the ON state, to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$R_{PU} = \frac{V_{DPU} - 0.35 \text{ V}}{0.015 \text{ A}} \tag{7}$$

表 10-2 summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) must be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the PCA9306-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the PCA9306-Q1 device.

	PULLUP RESISTOR VALUE (Ω) <sup>(1)</sup> (2)										
	15	mA	10	mA	3 1	mA					
V <sub>DPU</sub>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>					
5 V	310	341	465	512	1550	1705					
3.3 V	197	217	295	325	983	1082					
2.5 V	143	158	215	237	717	788					
1.8 V	97	106	145	160	483	532					
1.5 V	77	85	115	127	383	422					
1.2 V	57	63	85	94	283	312					

表 10-2. Pullup Resistor Values

- (1) Calculated for V<sub>OL</sub> = 0.35 V
- (2) Assumes output driver V<sub>OL</sub> = 0.175 V at stated current
- (3) +10% to compensate for V<sub>DD</sub> range and resistor tolerance

#### 10.2.2.3 PCA9306-Q1 Bandwidth

The maximum frequency of the PCA9306-Q1 device depends on the application. The device can operate at speeds of > 100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The PCA9306-Q1 device behaves like a standard switch where the bandwidth of the device is dictated by the ON-resistance and ON-capacitance of the device.

☑ 10-5 shows a bandwidth measurement of the PCA9306-Q1 device using a two-port network analyzer.

The 3-dB point of the PCA9306-Q1 device is approximately 600 MHz. However, this is an analog type of measurement. For digital applications, the signal must not degrade up to the fifth harmonic of the digital signal. As a rule of thumb, the frequency bandwidth must be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the PCA9306-Q1 device, digital clock frequency of > 100 MHz can be achieved.

The PCA9306-Q1 device does not provide any drive capability like the PCA9515 or PCA9517 series of devices. Therefore, higher-frequency applications require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the PCA9306-Q1 device is being driven by standard CMOS push-pull output driver. Ideally, it is best to minimize the trace length from the PCA9306-Q1 device on the sink side (1.8 V) to minimize signal degradation.

You can then use a simple formula to compute the maximum *practical* frequency component or the *knee* frequency ( $f_{knee}$ ). All fast edges have an infinite spectrum of frequency components. However, there is an inflection (or *knee*) in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

To calculate f<sub>knee</sub>:

$$f_{\text{knee}} = 0.5 / \text{RT} (10-90\%)$$
 (8)

$$f_{\text{knee}} = 0.4 / \text{RT} (20-80\%)$$
 (9)

For signals with rise-time characteristics based on 10- to 90-percent thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise-time characteristics based on 20- to 80-percent thresholds, which is very common in many current device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that help maximize the performance of the device:

- Keep trace length to a minimum by placing the PCA9306-Q1 device close to the I<sup>2</sup>C output of the processor.
- The trace length must be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pullup resistor can be added on the 1.8-V side; be aware that a slower fall time is to be expected.

## 10.2.3 Application Curves




図 10-3. Maximum Pullup Resistance  $(R_{p(max)})$  vs Bus Capacitance  $(C_b)$ 





図 10-4. Minimum Pullup Resistance (R<sub>p(min)</sub>) vs Pullup Reference Voltage (V<sub>DPUX</sub>)



Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



## 11 Power Supply Recommendations

For supplying power to the PCA9306-Q1, the VREF1 pin can be connected directly to a power supply. The VREF2 pin must be connected to the VDPU power supply through a 200-k $\Omega$  resistor. Failure to have a high impedance resistor between VREF2 and VDPU results in excessive current draw and unreliable device operation.

### 12 Layout

## 12.1 Layout Guidelines

For printed-circuit board (PCB) layout of the PCA9306-Q1, common PCB layout practices must be followed; however, additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. The 100-pF filter capacitor must be placed as close to  $V_{REF2}$  as possible. A larger decoupling capacitor can also be used, but a longer time constant of two capacitors and the 200-k $\Omega$  resistor results in longer turnon and turnoff times for the PCA9306-Q1 device. These best practices are shown in  $\boxtimes$  12-1.

For the layout example provided in  $\boxtimes$  12-1, it would be possible to fabricate a PCB with only two layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CC}$ ) and ground (GND). However, a four-layer board is preferable for boards with higher-density signal routing. On a four-layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface-mount component pad, which must attach to  $V_{CC}$  or GND, and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace must be routed to the opposite side of the board, but this technique is not demonstrated in  $\boxtimes$  12-1.

### 12.2 Layout Example




図 12-1. PCA9306-Q1 Layout Example



## 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation, see the following:

Technical Documents - PCA9306-Q1 technical documents

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 13.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

### 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 23-May-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
PCA9306IDCURQ1	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	CCUS
PCA9306IDCURQ1.A	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	CCUS
PCA9306TDCURQ1	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	(CCUS, YAAS)
PCA9306TDCURQ1.A	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	(CCUS, YAAS)

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF PCA9306-Q1:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2025

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9306IDCURQ1	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306TDCURQ1	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9306IDCURQ1	VSSOP	DCU	8	3000	180.0	180.0	18.0
PCA9306TDCURQ1	VSSOP	DCU	8	3000	180.0	180.0	18.0



SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated