









ADC12DL3200

JAJSFG3C - MAY 2018 - REVISED MAY 2023

# ADC12DL3200 6.4GSPS シングル・チャネルまたは 3.2GSPS デュアル・チャネ ル、LVDS インターフェイス搭載 12 ビット A/D コンバータ (ADC)

# 1 特長

- ADC コア:
  - 12 ビット分解能
  - シングル・チャネル・モードで最大 6.4GSPS
  - デュアル・チャネル・モードで最大 3.2GSPS
- 内部ディザリングによる低振幅の高次高調波
- レイテンシの短い LVDS インターフェイス:
  - 合計レイテンシ: < 10ns
  - 1.6Gbps で最大 48 のデータ・ペア
  - 4 つの DDR データ・クロック
  - ストローブ信号により同期が簡素化
- ノイズ・フロア (入力なし、V<sub>FS</sub> = 1.0V<sub>PP-DIFF</sub>):
  - デュアル・チャネル・モード:-151.1dBFS/Hz
  - シングル・チャネル・モード:-154.3dBFS/Hz
- バッファ付きアナログ入力、V<sub>CMI</sub> = 0V:
  - アナログ入力帯域幅 (-3dB):8.0GHz
  - 使用可能な入力周波数範囲:> 10GHz
  - フルスケール入力電圧 (V<sub>FS</sub>、デフォルト):0.8V<sub>pp</sub>
- ノイズなしのアパーチャ遅延 (T<sub>AD</sub>) 調整:
  - 高精度サンプリング制御:19fs ステップ
  - 同期およびインターリーブ動作を簡素化
  - 遅延は温度および電圧に対して不変
- 使いやすい同期機能:
  - SYSREF タイミングの自動較正
  - サンプル・マーキング用のタイムスタンプ
- 消費電力:3.15W

# 2 アプリケーション

- オシロスコープおよび広帯域デジタイザ
- 電子諜報活動 (SIGINT、ELINT)
- タイム・オブ・フライト (ToF) および LIDAR 距離測定
- マイクロ波バックホール
- 車載用レーダー・テスタ
- 分光測定

#### 3 概要

ADC12DL3200 は RF サンプリング、ギガ・サンプルの A/D コンバータ (ADC) で、DC から 10GHz を超えるもの までの入力周波数を直接サンプリングできます。 ADC12DL3200 はデュアル・チャネル・モードで 3200MSPS、シングル・チャネル・モードで 6400MSPS までのサンプリングが可能です。チャネル数 (デュアル・チ ャネル・モード) とナイキスト帯域幅 (シングル・チャネル・ モード) のトレードオフをプログラム可能なため、多くのチャ ネル数や広い瞬間的な信号帯域幅を必要とするアプリケ ーションの両方の要求に対応できる、柔軟なハードウェア を開発できます。最大電力の入力帯域幅 (-3dB) が 8.0GHz で、使用可能な周波数範囲が広いため、L バン ド、S バンド、C バンド、X バンドを直接 RF サンプリング でき、周波数への対応性が高いシステムを構築できます。


ADC12DL3200 はレイテンシが短い低電圧差動信号 (LVDS) インターフェイスを使用しており、レイテンシが重 要なアプリケーションや、LVDS の単純性が好ましい場合 に適しています。インターフェイスは最大 48 のデータ・ペ ア、4 つのダブル・データ・レート (DDR) クロック、および 4 つのストローブ信号を使用して、4 つの 12 ビット・デー タ・バスに編成されます。このインターフェイスは、最高 1.6Gbps の信号速度をサポートします。ストローブ信号に より、バス間や複数のデバイス間の同期が簡単になりま す。このストローブは内部的に生成され、SYSREF 入力 により決定論的なタイミングでリセット可能です。ノイズなし のアパーチャ遅延 (TAD) 調整や SYSREF のウィンドウ処 理などの革新的な同期機能により、複数デバイスの同期 がさらに簡単に行えます。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>
ADC12DL3200	FCBGA (256)	17mm × 17mm

- 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合は ピンも含まれます。





ADC12DL3200 の周波数応答



# **Table of Contents**

1 特長	1	6.10 Switching Characteristics	27
2 アプリケーション		6.11 Typical Characteristics	
3 概要	1	7 Detailed Description	52
4 Revision History		7.1 Overview	
5 Pin Configuration and Functions		7.2 Functional Block Diagram	
6 Specifications		7.3 Feature Description	<mark>53</mark>
6.1 Absolute Maximum Ratings		7.4 Device Functional Modes	64
6.2 ESD Ratings		7.5 Programming	72
6.3 Recommended Operating Conditions		7.6 Register Maps	74
6.4 Thermal Information		8 Device and Documentation Support	148
6.5 Electrical Characteristics: DC Specifications		8.1 Device Support	
6.6 Electrical Characteristics: Power Consumption		8.2ドキュメントの更新通知を受け取る方法	148
6.7 Electrical Characteristics: AC Specifications		8.3 サポート・リソース	148
(Dual-Channel Mode)	19	8.4 商標	148
6.8 Electrical Characteristics: AC Specifications		8.5 静電気放電に関する注意事項	
(Single-Channel Mode)	23	8.6 用語集	
6.9 Timing Requirements		9 Mechanical, Packaging, and Orderable Inform	
4 Revision History Changes from June 15, 2020 to May 22, 2023 ( 2023))		, , , , ,	Page
,,			
<ul><li>「パッケージ情報」表を変更、注 2 を追加</li></ul>			
• Changed SYNC_RECV_EN to TMSTP_RECV	/_EN, t	he correct name for register 0x03B bit 0	74
Changes from Revision A (September 2018) to	Revis	sion B (June 2020)	Page
		uses B and C were swapped	27
	. , DO D	acco b and o wore emapped	

Changes from Revision \* (May 2018) to Revision A (September 2018)

English Data Sheet: SLVSDR3

Page

# **5 Pin Configuration and Functions**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	(/\	/	/	/	/	/\	,/\		\	\\	\/\	/	,/,	\	\\	/
Α	( AGND )	AGND )	AGND )	INA+	)( INA- )	AGND	AGND	ORA1	DA0+	)( DA0-	)( DA6+ )	DA6-	CO+	)( DC0-	)( DGND)	DGND)
	>=\	>=\	>=\	>= \	>=\	>=(	>=(	>=(	( )>< (		>=\	>= \	)>=(		>=(	>=(
В	CALSTAT	CALTRIG)	AGND )	AGND	( AGND )	AGND	AGND	ORAO	)( DA1+	)( DA1-	)( DA7+ )	DA7-	)( DC1+	)( DC1-	)( DC7+ )	DC7- )
	\ >='	`>=''	`>='	`>='	`\>='	\>='	`\ >='	^\ `_>=^	/ <sup>'\</sup> >=′	/\ >=/	·′\ >='	\> </th <th>^\ &gt;=^</th> <th>,'\ &gt;='</th> <th>,'\ &gt;='</th> <th>`&gt;='</th>	^\ >=^	,'\ >='	,'\ >='	`>='
С	( AGND	AGND 1	AGND \	AGND	AGND	/ AGND	) AGND	OBBI	) DAS+	1 042-	1 048+	/ DA8_	) DCs+	) DC2-	)( DC8+ )	DC8_
Ü	\	, AGIND )	\\	\\/	\\\\\\\	\/	, , , , , , , , , , , , , , , , , , ,	) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	/\\/	/\\/		\/	>-	/\\\/	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	\/
		/	/	/		/	/	/	\	\	\\	/\	\	\		/
D	(TMSTP+)	BG )	AGND	AGND	AGND	AGND	DGND	) ORB0	DA3+	DA3-	)( DA9+ )	DA9-	DC3+	DC3-	)( DC9+ )	DC9-
	/>=\	/>=(	/>='\	/>='\	/>='\	/>=(	/>='\	) > < ( . /	\	>=(	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	/>='\	) > = ( ) /	\	>= \	/>=(
E	(TMSTP-)	SYNCSE	AGND )	VA11	( VA11 )	VA11	DGND	)( VD11	)( DA4+	)( DA4-	)( DA10+ )	DA10-	)( DC4+	)( DC4-	)( DC10+ )	DC10- )
	)>=(	>=\	`>=\	`>=\	>=(	`>=\	<u>`</u> >=(	`>=(				<u></u>	`>=(	``><\	, ,>=(	`>=\
F	(AGND)	(AGND)	VA11	VA11	( VA11 )	VA11	DGND	)( VD11	)( DA5+	)( DA5-	)( DA11+ )	(DA11-	)( DC5+	DC5-	)( DC11+ )	DC11- )
	>=(	>=(	>=(	`>=(	`>=\	`>=(	`\ >=(	`\ `>=(	/ \ _ >=(		>=(	`>=(	`\ >=(	, \ _>=(	/\ >=(	`>=(
G	( AGND )	AGND )	VA19	VA19	VA19	VA19	DGND	VD11	DACLK-	+)/DACLK-	VLVDS	VLVDS	DC6+	DC6-	)(DCCLK+)	DCCLK-
	\ <u>_</u>	\_=_/\	\/'	\ \_=_'	'\/	\/	/\ \_=/	<sup>/</sup> \	/ <sup>/</sup> \_=/	/\ _=/	·′\/	\/	/\ \_=/	, <sup>/</sup> \ _=/	/\ <sub>\=</sub> _/	`_=/
Н	( CUK: )	LACND V	/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	/ \	V VA10	/ \	) DOND	) DCND	VDACTO	VDACTE	)(VIVDE)	LVILVIDO	) VVIVDO	) DONE	)(DCSTR+)	DOCTR
П	\\\\	AGIND	VAIS	\\\\	VAIS	VAIS	) DGIND	) DGIND	/ DASTR	+, DASTR		\\/	/\ \	/\ \	// \ _ /	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	/	/	/	/		/\	/		\	\		/	\	\		/
J	(CLK-)	AGND	VA19	VA19	VA19	VA19	DGND	DGND	DBSTR	+) DBSTR-	VLVDS	VLVDS	VLVDS	DGND	DDSTR+)	DDSTR-
	/>=(	/>=(\	/><′	/>=(	/>=(	/>=(	/><′\	/>=(	\	\	\	/>=(	, /><(	\	\	/>=(
K	( AGND )	( AGND )(	VA19 )	VA19	( VA19	VA19	DGND	)( VD11	DBCLK-	+)(DBCLK-	-)( vLVDS )	VLVDS	)( DD6+	)( DD6-	)(DDCLK+)	DDCLK-)
	)>=(	>=(	`>=\	<u></u>	>=(	<u>`</u> >=(	`>=\	<u>`</u> >=(				`>=\	)>=(	``>=(	, <u> </u>	`>=\
L	(AGND)	(AGND)	VA11	VA11	( VA11 )	VA11	) DGND	)( VD11	)( DB5+	)( DB5-	)( DB11+ )	(DB11-	)( DD5+	)( DD5-	)( DD11+ )	DD11- )
	>=(	`>=(`	>=(	`>=(	>=(	`>=(	`\ >=(	`\ >=(	/ \ _ >=(	/\ >=(	>=(	`>=(	`\ >=(	, `\ _>=(	/\ >=(	`>=(
М	SYSREF+	TDIODE+)	AGND \	VA11	( VA11 )	VA11	DGND	VD11	)/ DB4+	)/ DB4-	)( DB10+ )	DB10-	)/ DD4+	)/ DD4_	)( DD10+ )	DD10-
	\ <u>_</u>	\_=/'\	\/'	\ \_=_'	'\/	\/	/\ \_=/	/\ 	/\ _=/	/\/	·'\/	\/	/\ \_=/	, <sup>/</sup> \ _=/	/\ <sub>\=</sub> _/	\/
N	(DVODEE)	TEDIODE V	/ \ \	/ NOND	V ACNID	/ NOND	) DOND	1 000	\	V DDO	)( ppo )	/ DD0	)/ ppo	\	)( DD9+ )	
IN	SYSHEFT	'IDIODE-J'	AGND	AGND	AGND	AGND	) DGND	), 200	) DB3+	) DB3-	), DBa+ 1	) DB9-	) DD3+	/\ \\	/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\\\\\
	/\	/	/= \	/	/	/\	\	\	\	\		/	\\ \	\	\/	/\
Р	( AGND )	( AGND )(	AGND	AGND	( AGND	AGND	AGND	SDI	DB2+	DB2-	)( DB8+ )	DB8-	DD2+	DD2-	)( DD8+ )	DD8- )
	/>=(	/>=(	/>=(	/><′	/>=(	/>=(	/>=(	,>=(	`,>=`	\	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	/>=(	, />< (	\	\	/>=(
R	( PD )	( AGND )	AGND )	AGND	( AGND )	AGND	AGND	)( scs	)( DB1+	)( DB1-	)( DB7+ )	DB7-	)( DD1+	)( DD1-	)( DD7+ )	DD7- )
	)>=(	`>=(	`>=(	`>=(	`>=(	`>=(	`>=(	`>=(	( )><(	( )>=(	`>=(	`>=(	`>=(	`\>=(	``>=(	`>=(
Т	(AGND)	(AGND)	AGND )	/ INB+	)   INB_ )	AGND	AGND	SCLK	)/ DB0+	)/ DB0-	)( DB6+ )	DB6-	)/ DD0+	)/ DD0-	) DGND)	DGND)
	\ <u></u> /	<u>`</u>	\/	\	<u>'\</u> /	\/	'\ <u></u> /	<sup>'\</sup> \'	/\ <u></u> /	/\ <u></u> /	·′\/	\/	<u> </u>	<u> </u>	<u> </u>	`\/`J
																Not to scale

# 図 5-1. ACF Package, 256-Ball Flip Chip BGA (Top View)

## 表 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
A1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
A2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
A3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.

	PIN		DECORPTION
NO.	NAME	TYPE	DESCRIPTION
A4	INA+	ı	Channel A analog input positive connection. The differential full-scale input range is determined by the FS_RANGE_A register; see the <i>Full-Scale Voltage (VFS) Adjustment</i> section. This input is terminated to AGND through a $50-\Omega$ termination resistor. The input common-mode voltage must typically be set to 0 V (GND) and must follow the recommendations in the <i>Recommended Operating Conditions</i> table. This pin can be left disconnected if not used.
A5	INA-	ı	Channel A analog input negative connection. See INA+ (pin A4) for detailed description. This input is terminated to ground through a $50-\Omega$ termination resistor. This pin can be left disconnected if not used.
A6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
A7	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
A8	ORA1	0	Fast overrange detection status for channel A for the OVR_T1 threshold. When the analog input exceeds the threshold programmed into OVR_T1, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. Leave this pin disconnected if not used.
A9	DA0+	0	LVDS output for bit 0 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
A10	DA0-	0	LVDS output for bit 0 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
A11	DA6+	0	LVDS output for bit 6 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
A12	DA6-	0	LVDS output for bit 6 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
A13	DC0+	0	LVDS output for bit 0 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
A14	DC0-	0	LVDS output for bit 0 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
A15	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
A16	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
B1	CALSTAT	0	Foreground calibration status output or device alarm output. Functionality is programmed through CAL_STATUS_SEL. This pin can be left disconnected if not used.
B2	CALTRIG	ı	Foreground calibration trigger input. This pin is only used if hardware calibration triggering is selected in CAL_TRIG_EN, otherwise software triggering is performed using CAL_SOFT_TRIG. Tie this pin to GND if not used.
В3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
B4	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
B5	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
B6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
B7	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
В8	ORA0	0	Fast overrange detection status for channel A for the OVR_T0 threshold. When the analog input exceeds the threshold programmed into OVR_T0, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. Leave this pin disconnected if not used.
B9	DA1+	0	LVDS output for bit 1 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
B10	DA1-	0	LVDS output for bit 1 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
B11	DA7+	0	LVDS output for bit 7 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
B12	DA7-	0	LVDS output for bit 7 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
B13	DC1+	0	LVDS output for bit 1 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
B14	DC1-	0	LVDS output for bit 1 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
B15	DC7+	0	LVDS output for bit 7 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
B16	DC7-	0	LVDS output for bit 7 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
C1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
C2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
C3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
C4	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
C5	AGND		Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.



	PIN	TVDE	DECORIDATION
NO.	NAME	TYPE	DESCRIPTION
C6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
C7	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
C8	ORB1	0	Fast overrange detection status for channel B for the OVR_T1 threshold. When the analog input exceeds the threshold programmed into OVR_T1, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. Leave this pin disconnected if not used.
C9	DA2+	0	LVDS output for bit 2 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
C10	DA2-	0	LVDS output for bit 2 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
C11	DA8+	0	LVDS output for bit 8 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
C12	DA8-	0	LVDS output for bit 8 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
C13	DC2+	0	LVDS output for bit 2 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
C14	DC2-	0	LVDS output for bit 2 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
C15	DC8+	0	LVDS output for bit 8 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
C16	DC8-	0	LVDS output for bit 8 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
D1	TMSTP+	I	Timestamp input positive connection or differential LVDS SYNC positive connection. This input is used as the timestamp input, used to mark a specific sample, when TIMESTAMP_EN is set 1. This differential input is used as the SYNC signal input when SYNC_SEL is set to 1. This input can be used as both a timestamp and differential SYNC input at the same time, allowing feedback of the SYNC signal using the timestamp mechanism. TMSTP± uses active low signaling when used as the LVDS SYNC signal. For additional usage information, see the <i>Timestamp</i> section. TMSTP_RECV_EN must be set to 1 to use this input. This differential input (TMSTP+ to TMSTP-) has an internal untrimmed $100-\Omega$ differential termination and can be AC-coupled when TMSTP_LVPECL_EN is set to 0. The termination changes to $50~\Omega$ to ground on each input pin (TMSTP+ and TMSTP-) and can be DC-coupled when TMSTP_LVPECL_EN is set to 1. This pin is not self-biased and therefore must be externally biased for both AC-coupled and DC-coupled configurations. The common-mode voltage must be within the range provided in the <i>Recommended Operating Conditions</i> table when both AC-coupled and DC-coupled. This pin can be left disconnected and disabled (TMSTP_RECV_EN = 0) if SYNCSE is used for the LVDS SYNC signal and timestamp is not required.
D2	BG	0	Band-gap voltage output. This pin is capable of sourcing only small currents and driving limited capacitive loads, as specified in the <i>Recommended Operating Conditions</i> table. See the <i>Analog Reference Voltage</i> section for more details. This pin can be left disconnected if not used.
D3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
D4	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
D5	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
D6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
D7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
D8	ORB0	0	Fast overrange detection status for channel B for the OVR_T0 threshold. When the analog input exceeds the threshold programmed into OVR_T0, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. Leave this pin disconnected if not used.
D9	DA3+	0	LVDS output for bit 3 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
D10	DA3-	0	LVDS output for bit 3 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
D11	DA9+	0	LVDS output for bit 9 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
D12	DA9-	0	LVDS output for bit 9 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
D13	DC3+	0	LVDS output for bit 3 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
D14	DC3-	0	LVDS output for bit 3 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
D15	DC9+	0	LVDS output for bit 9 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
D16	DC9-	0	LVDS output for bit 9 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
E1	TMSTP-	ı	Timestamp input negative connection or differential LVDS SYNC negative connection. This pin can be left disconnected and disabled (TMSTP_RECV_EN = 0) if SYNCSE is used for the LVDS SYNC signal and timestamp is not required.

	PIN		表 5-1. Pin Functions (continued)
NO.	NAME	TYPE	DESCRIPTION
E2	SYNCSE	ı	LVDS interface SYNC signal, single-ended active low input used to control sending strobe signals for synchronization or digital interface test patterns. The <i>Digital Interface Test Patterns</i> section describes using the SYNC signal in more detail. The choice of single-ended or differential SYNC (using the TMSTP+ and TMSTP- pins) is selected by programming SYNC_SEL. Tie this pin to ground if differential SYNC (TMSTP±) is used as the SYNC signal.
E3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
E4	VA11	I	1.1-V analog supply
E5	VA11	I	1.1-V analog supply
E6	VA11	I	1.1-V analog supply
E7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
E8	VD11	I	1.1-V digital supply
E9	DA4+	0	LVDS output for bit 4 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
E10	DA4-	0	LVDS output for bit 4 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
E11	DA10+	0	LVDS output for bit 10 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
E12	DA10-	0	LVDS output for bit 10 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
E13	DC4+	0	LVDS output for bit 4 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
E14	DC4-	0	LVDS output for bit 4 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
E15	DC10+	0	LVDS output for bit 10 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
E16	DC10-	0	LVDS output for bit 10 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
F1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
F2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
F3	VA11	I	1.1-V analog supply
F4	VA11	I	1.1-V analog supply
F5	VA11	I	1.1-V analog supply
F6	VA11	I	1.1-V analog supply
F7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
F8	VD11	I	1.1-V digital supply
F9	DA5+	0	LVDS output for bit 5 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
F10	DA5-	0	LVDS output for bit 5 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
F11	DA11+	0	LVDS output for bit 11 of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
F12	DA11-	0	LVDS output for bit 11 of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
F13	DC5+	0	LVDS output for bit 5 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
F14	DC5-	0	LVDS output for bit 5 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
F15	DC11+	0	LVDS output for bit 11 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
F16	DC11-	0	LVDS output for bit 11 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
G1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
G2	AGND		Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
G3	VA19	I	1.9-V analog supply
G4	VA19	I	1.9-V analog supply
G5	VA19	I	1.9-V analog supply
G6	VA19	I	1.9-V analog supply
G7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.



	PIN		DECORPTION
NO.	NAME	TYPE	DESCRIPTION
G8	VD11	1	1.1-V digital supply
G9	DACLK+	0	LVDS output for data clock of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
G10	DACLK-	0	LVDS output for data clock of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
G11	VLVDS	I	1.1-V to 1.9-V LVDS digital interface supply
G12	VLVDS	I	1.1-V to 1.9-V LVDS digital interface supply
G13	DC6+	0	LVDS output for bit 6 of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
G14	DC6-	0	LVDS output for bit 6 of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
G15	DCCLK+	0	LVDS output for data clock of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
G16	DCCLK-	0	LVDS output for data clock of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
H1	CLK+	ı	Device (sampling) clock positive input. TI strongly recommends that the clock signal be AC-coupled to this input for best performance. In single-channel mode, the analog input signal is sampled on both rising and falling edges. In-dual channel mode, the analog signal is sampled on the rising edge. This differential input has an internal untrimmed 100-Ω differential termination and is self-biased to the optimal input common-mode voltage as long as DEVCLK_LVPECL_EN is set to 0.
H2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
H3	VA19	Ĺ	1.9-V analog supply
H4	VA19	I	1.9-V analog supply
H5	VA19	I	1.9-V analog supply
H6	VA19	I	1.9-V analog supply
H7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
H8	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
H9	DASTR+	0	LVDS output for data strobe of LVDS bus A. Positive connection. This pin can be left disconnected if not used.
H10	DASTR-	0	LVDS output for data strobe of LVDS bus A. Negative connection. This pin can be left disconnected if not used.
H11	VLVDS	I	1.1-V to 1.9-V LVDS digital interface supply
H12	VLVDS	I	1.1-V to 1.9-V LVDS digital interface supply
H13	VLVDS	I	1.1-V to 1.9-V LVDS digital interface supply
H14	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
H15	DCSTR+	0	LVDS output for data strobe of LVDS bus C. Positive connection. This pin can be left disconnected if not used.
H16	DCSTR-	0	LVDS output for data strobe of LVDS bus C. Negative connection. This pin can be left disconnected if not used.
J1	CLK-	I	Device (sampling) clock negative input. TI strongly recommends that the clock signal be AC-coupled to this input for best performance.
J2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
J3	VA19	ı	1.9-V analog supply
J4	VA19	1	1.9-V analog supply
J5	VA19	1	1.9-V analog supply
J6	VA19	ı	1.9-V analog supply
J7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
J8	DGND	<del> </del>	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
J9	DBSTR+	0	LVDS output for data strobe of LVDS bus B. Positive connection. This pin can be left disconnected if not used.

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
J10	DBSTR-	0	LVDS output for data strobe of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
J11	VLVDS	1	1.1-V to 1.9-V LVDS digital interface supply
J12	VLVDS	1	1.1-V to 1.9-V LVDS digital interface supply
J13	VLVDS	1	1.1-V to 1.9-V LVDS digital interface supply
J14	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
J15	DDSTR+	0	LVDS output for data strobe of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
J16	DDSTR-	0	LVDS output for data strobe of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
K1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
K2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
K3	VA19	1	1.9-V analog supply
K4	VA19	1	1.9-V analog supply
K5	VA19	1	1.9-V analog supply
K6	VA19	1	1.9-V analog supply
K7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
K8	VD11	1	1.1-V digital supply
K9	DBCLK+	0	LVDS output for data clock of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
K10	DBCLK-	0	LVDS output for data clock of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
K11	VLVDS	1	1.1-V to 1.9-V LVDS digital interface supply
K12	VLVDS	1	1.1-V to 1.9-V LVDS digital interface supply
K13	DD6+	0	LVDS output for bit 6 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
K14	DD6-	0	LVDS output for bit 6 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
K15	DDCLK+	0	LVDS output for data clock of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
K16	DDCLK-	0	LVDS output for data clock of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
L1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
L2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
L3	VA11	ı	1.1-V analog supply
L4	VA11	1	1.1-V analog supply
L5	VA11	1	1.1-V analog supply
L6	VA11	I	1.1-V analog supply
L7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
L8	VD11	1	1.1-V digital supply
L9	DB5+	0	LVDS output for bit 5 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
L10	DB5-	0	LVDS output for bit 5 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
L11	DB11+	0	LVDS output for bit 11 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
L12	DB11-	0	LVDS output for bit 11 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
L13	DD5+	0	LVDS output for bit 5 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
L14	DD5-	0	LVDS output for bit 5 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
L15	DD11+	0	LVDS output for bit 11 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.



	PIN		表 5-1. Pin Functions (continued)
NO.	NAME	TYPE	DESCRIPTION
L16	DD11-	0	LVDS output for bit 11 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
M1	SYSREF+	ı	SYSREF input positive connection. The SYSREF input is used to achieve synchronization between multiple ADC12DL3200 devices and deterministic latency across the LVDS data interface. This differential input (SYSREF+ to SYSREF-) has an internal untrimmed $100-\Omega$ differential termination and can be AC-coupled when SYSREF_LVPECL_EN is set to 0. This input is self-biased when SYSREF_LVPECL_EN is set to 0. The termination changes to $50~\Omega$ to ground on each input pin (SYSREF+ and SYSREF-) and can be DC-coupled when SYSERF_LVPECL_EN is set to 1. This input is not self-biased when SYSERF_LVPECL is set to 1 and must be biased externally to the input common-mode voltage range provided in the <i>Recommended Operating Conditions</i> table.
M2	TDIODE+	I	Temperature diode positive (anode) connection. An external temperature sensor can be connected to TDIODE+ and TDIODE- to monitor the junction temperature of the device. This pin can be left disconnected if not used.
M3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
M4	VA11	I	1.1-V analog supply
M5	VA11	I	1.1-V analog supply
M6	VA11	I	1.1-V analog supply
M7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
M8	VD11	I	1.1-V digital supply
M9	DB4+	0	LVDS output for bit 4 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
M10	DB4-	0	LVDS output for bit 4 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
M11	DB10+	0	LVDS output for bit 10 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
M12	DB10-	0	LVDS output for bit 10 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
M13	DD4+	0	LVDS output for bit 4 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
M14	DD4-	0	LVDS output for bit 4 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
M15	DD10+	0	LVDS output for bit 10 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
M16	DD10-	0	LVDS output for bit 10 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
N1	SYSREF-	I	SYSREF input negative connection. See SYSREF+ (pin M1) for detailed description.
N2	TDIODE-	I	Temperature diode negative (cathode) connection. This pin can be left disconnected if not used.
N3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
N4	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
N5	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
N6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
N7	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
N8	SDO	0	Serial programming interface (SPI) data output. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. This pin is high impedance during normal device operation. This pin outputs 1.9-V CMOS levels during serial interface read operations. This pin can be left disconnected if not used.
N9	DB3+	0	LVDS output for bit 3 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
N10	DB3-	0	LVDS output for bit 3 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
N11	DB9+	0	LVDS output for bit 9 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
N12	DB9-	0	LVDS output for bit 9 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
N13	DD3+	0	LVDS output for bit 3 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
N14	DD3-	0	LVDS output for bit 3 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
N15	DD9+	0	LVDS output for bit 9 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
N16	DD9-	0	LVDS output for bit 9 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
P1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.

	PIN	TYPE	DESCRIPTION
NO.	NAME	IYPE	DESCRIPTION
P2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
P3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
P4	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
P5	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
P6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
P7	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
P8	SDI	I	Serial programming interface (SPI) data input. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels.
P9	DB2+	0	LVDS output for bit 2 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
P10	DB2-	0	LVDS output for bit 2 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
P11	DB8+	0	LVDS output for bit 8 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
P12	DB8-	0	LVDS output for bit 8 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
P13	DD2+	0	LVDS output for bit 2 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
P14	DD2-	0	LVDS output for bit 2 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
P15	DD8+	0	LVDS output for bit 8 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
P16	DD8-	0	LVDS output for bit 8 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
R1	PD	I	This pin disables all analog circuits and LVDS outputs when set high to save power or for temperature diode calibration. Tie this pin to ground during normal operation.
R2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
R3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
R4	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
R5	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
R6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
R7	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
R8	SCS	I	Serial programming interface (SPI) chip-select active low input. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels. This pin has an 82- $k\Omega$ pullup resistor to VD11.
R9	DB1+	0	LVDS output for bit 1 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
R10	DB1-	0	LVDS output for bit 1 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
R11	DB7+	0	LVDS output for bit 7 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
R12	DB7-	0	LVDS output for bit 7 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
R13	DD1+	0	LVDS output for bit 1 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
R14	DD1-	0	LVDS output for bit 1 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
R15	DD7+	0	LVDS output for bit 7 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
R16	DD7-	0	LVDS output for bit 7 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
T1	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
T2	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
T3	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
T4	INB+	I	Channel B analog input positive connection. The differential full-scale input range is determined by the FS_RANGE_B register; see the <i>Full-Scale Voltage (VFS) Adjustment</i> section. This input is terminated to AGND through a $50-\Omega$ termination resistor. The input common-mode voltage must typically be set to 0 V (GND) and must follow the recommendations in the <i>Recommended Operating Conditions</i> table. This pin can be left disconnected if not used.
T5	INB-	I	Channel B analog input negative connection. See INB+ (pin T4) for detailed description. This input is terminated to ground through a $50-\Omega$ termination resistor. This pin can be left disconnected if not used.
T6	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
T7	AGND	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.



	PIN	TYPE	DESCRIPTION
NO.	NAME	1117	DEGORIF HON
Т8	SCLK	I	Serial programming interface (SPI) clock. This pin functions as the serial-interface clock input that clocks the serial programming data in and out. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels.
Т9	DB0+	0	LVDS output for bit 0 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
T10	DB0-	0	LVDS output for bit 0 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
T11	DB6+	0	LVDS output for bit 6 of LVDS bus B. Positive connection. This pin can be left disconnected if not used.
T12	DB6-	0	LVDS output for bit 6 of LVDS bus B. Negative connection. This pin can be left disconnected if not used.
T13	DD0+	0	LVDS output for bit 0 of LVDS bus D. Positive connection. This pin can be left disconnected if not used.
T14	DD0-	0	LVDS output for bit 0 of LVDS bus D. Negative connection. This pin can be left disconnected if not used.
T15	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
T16	DGND	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.



# **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VA19 <sup>(2)</sup>	-0.3	2.35	
	VA11 <sup>(2)</sup>	-0.3	1.32	
Supply voltage range	VD11 <sup>(3)</sup>	-0.3	1.32	V
	VLVDS <sup>(3)</sup>	-0.3	2.35	
	Voltage between VD11 and VA11	-1.32	1.32	
Voltage between AGND and DGND		-0.1	0.1	V
	DACLK+, DACLK-, DASTR+, DASTR-, DA[11:0]+, DA[11:0]-, DBCLK+, DBCLK-, DBSTR+, DBSTR-, DB[11:0]+, DB[11:0]-, DCCLK+, DCCLK-, DCSTR+, DCSTR-, DC[11:0]+, DC[11:0]-, DDCLK+, DDCLK-, DDSTR+, DDSTR-, DD[11:0]+, DD[11:0]-(3)	-0.5	VLVDS + 0.5 <sup>(7)</sup>	
	CLK+, CLK-, SYSREF+, SYSREF-(2)	-0.5	VA11 + 0.5 <sup>(5)</sup>	
Pin voltage range	TMSTP+, TMSTP-(3)	-0.5	VD11 + 0.5 <sup>(6)</sup>	V
	BG, TDIODE+, TDIODE-(2)	-0.5	VA19 + 0.5 <sup>(4)</sup>	
	INA+, INA-, INB+, INB-(2)	-1	1	
	CALSTAT, CALTRIG, ORA0, ORA1, ORB0, ORB1, PD, SCLK, SCS, SDI, SDO, SYNCSE (2)	-0.5	VA19 + 0.5 <sup>(4)</sup>	
Peak input current (any input except INA+, INA-,	INB+, INB-)	-25	25	mA
Peak input current (INA+, INA-, INB+, INB-)		-50	50	mA
Peak RF input power (INA+, INA-, INB+, INB-)	Single-ended with Z $_{\text{S-SE}}$ = 50 $\Omega$ or differential with Z $_{\text{S-DIFF}}$ = 100 $\Omega$		16.4	dBm
Peak total input current (sum of absolute value of all currents forced in or out, not including power supply current)			100	mA
Operating junction temperature, T <sub>i</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Measured to AGND.
- (3) Measured to DGND.
- (4) Maximum voltage not to exceed VA19 absolute maximum rating.
- (5) Maximum voltage not to exceed VA11 absolute maximum rating.
- (6) Maximum voltage not to exceed VD11 absolute maximum rating.
- (7) Maximum voltage not to exceed VLVDS absolute maximum rating.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		VA19, analog 1.9-V supply <sup>(2)</sup>	1.8	1.9	2.0	
\/	Supply voltage range	VA11, analog 1.1-V supply <sup>(2)</sup>	1.05	1.1	1.15	V
$V_{DD}$	Supply voltage range	VD11, digital 1.1-V supply <sup>(3)</sup>	1.05	1.1	1.15	V
		VLVDS, LVDS interface supply <sup>(3)</sup>	1.05	1.9	2.0	
		INA+, INA-, INB+, INB-(2)	-50	0	110	mV
$V_{CMI}$	Input common-mode voltage	CLK+, CLK-, SYSREF+, SYSREF-(2) (4)	0	0.3	0.55	V
		TMSTP+, TMSTP_(3) (5)	0	0.3	0.55	
$V_{ID}$	Input voltage, peak-to-peak differential	CLK+ to CLK-, SYSREF+ to SYSREF-, TMSTP+ to TMSTP-	0.4	1.0	2.0	$V_{PP ext{-}DIFF}$
		INA+ to INA-, INB+ to INB-			1.0 <sup>(6)</sup>	
V <sub>IH</sub>	High-level input voltage	CALTRIG, PD, SCLK, SCS, SDI, SYNCSE (2)	0.7			V
V <sub>IL</sub>	Low-level input voltage	CALTRIG, PD, SCLK, SCS, SDI, SYNCSE (2)			0.45	V
I <sub>C_TD</sub>	Temperature diode input current	TDIODE+ to TDIODE-		100		μA
C <sub>L</sub>	BG maximum load capacitance				100	pF
Io	BG maximum output current				100	μA
DC	Input clock duty cycle		30%	50%	70%	
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
Tj	Operating junction temperature				105 <sup>(1)</sup>	°C

- (1) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.
- (2) Measured to AGND.
- (3) Measured to DGND.
- (4) It is strongly recommended that CLK± be AC coupled with DEVCLK\_LVPECL\_EN set to 0 to allow CLK± to self bias to the optimal input common mode voltage for best performance. TI recommends AC coupling for SYSREF± unless DC coupling is required, in which case LVPECL input mode must be used (SYSREF\_LVPECL\_EN = 1).
- (5) TMSTP± does not have internal biasing which requires TMSTP± to be biased externally whether AC coupled with TMSTP\_LVPECL\_EN = 0 or DC coupled with TMSTP\_LVPECL\_EN = 1.
- (6) ADC output code will saturate when VID for INA+/- or INB+/- exceeds the programmed full-scale voltage (V<sub>FS</sub>) set by FS\_RANGE\_A for INA± or FS\_RANGE\_B for INB±.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### **6.4 Thermal Information**

		ADC12DL3200	
	THERMAL METRIC <sup>(1)</sup>	ACF (FCBGA)	UNIT
		256 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	16.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	0.94	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	5.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	5.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics: DC Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC ACCL	JRACY					
	Resolution	Resolution with no missing codes		12		Bits
DNL	Differential neplinearity	Maximum positive excursion from ideal step size		0.3		LSB
DINL	Differential nonlinearity	Maximum negative excursion from ideal step size		-0.3		LSB
	Internal months	Maximum positive excursion from ideal transfer function		1.6		LSB
INL	Integral nonlinearity	Maximum negative excursion from ideal transfer function		-2.0		LSB
ANALOG	INPUTS (INA±, INB±)					
	Offset Error	CAL_OS = 0		±2.0		mV
$V_{OFF}$	Oliset Elloi	CAL_OS = 1		±0.3		mV
V <sub>OFF_ADJ</sub>	Input offset voltage adjustment range	Available offset correction range (see CAL_OS bit in the CAL_CFGO register or the OADJ_A_FG0_VINA register)		±55		mV
V <sub>OFF</sub>	Offset drift	Foreground calibration at nominal temperature only		14		μV/°C
DRIFT	Oliset driit	Foreground calibration at each temperature		4		μν/ С
		Default full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0xA000)	750	800	850	
V <sub>IN_FSR</sub>	Analog differential input full- scale range	Maximum full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0xFFFF)	1000	1040		$mV_PP$
		Minimum full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0x2000)		480	525	
V <sub>IN_FSR_</sub>	Analog differential input full-	Default FS_RANGE_A and FS_RANGE_B setting, foreground calibration at nominal temperature only, inputs driven by $50-\Omega$ source, includes effect of R <sub>IN</sub> drift		0.037		%/°C
DRIFT	scale range drift	Default FS_RANGE_A and FS_RANGE_B setting, foreground calibration at each temperature, inputs driven by $50-\Omega$ source, includes effect of R <sub>IN</sub> drift		0.006		
V <sub>IN_FSR_</sub>	Analog differential input full- scale range matching	Matching between INA± and INB±, default setting, dual channel mode		0.53%		



# 6.5 Electrical Characteristics: DC Specifications (continued)

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>IN</sub>	Single-ended input resistance to AGND	Each input terminal is terminated to AGND, measured at T <sub>A</sub> = 25°C	48	50	52	Ω
R <sub>IN</sub> _ TEMPCO	Input termination linear temperature coefficient			13.7		mΩ/°C
C	Single-ended input	Single-channel mode measured at DC		0.45		pF
C <sub>IN</sub>	capacitance	Dual-channel mode measured at DC		0.45		рг
TEMPER	ATURE DIODE CHARACTERIS	TICS (TDIODE±)				
$\Delta V_{BE}$	Temperature diode voltage slope	Forced forward current of 100 µA. Offset voltage (approximately 0.792 V at 0°C) varies with process and must be measured for each part. Perform offset measurements with the device unpowered or with the PD pin asserted to minimize device self-heating.		-1.33		mV/°C
BANDGA	AP VOLTAGE OUTPUT (BG)				1	
V <sub>BG</sub>	Reference output voltage	I <sub>L</sub> ≤ 100 μA		1.1		V
V <sub>BG</sub> _	Reference output temperature drift	I <sub>L</sub> ≤ 100 μA		-85		μV/°C
CLOCK	INPUTS (CLK±, SYSREF±, TMS	TP±)			l	
7	lada mad da main adia n	Differential termination with DEVCLK_LVPECL_EN = 0, SYSREF_LVPECL_EN = 0 and TMSTP_LVPECL_EN = 0		100		0
Z <sub>T</sub>	Internal termination	Single ended termination to GND (per pin) with DEVCLK_LVPECL_EN = 0, SYSREF_LVPECL_EN = 0 and TMSTP_LVPECL_EN = 0		50		Ω
		Self-biasing common-mode voltage for CLK± when AC coupled (DEVCLK_LVPECL_EN must be set to 0)		0.3		
V <sub>CM</sub>	Input common-mode voltage, self-biased	Self-biasing common-mode voltage for SYSREF± when AC coupled (SYSREF_LVPECL_EN must be set to 0) and with receiver enabled (SYSREF_RECV_EN = 1).		0.3		V
		Self-biasing common-mode voltage for SYSREF± when AC coupled (SYSREF_LVPECL_EN must be set to 0) and with receiver disabled (SYSREF_RECV_EN = 0).		VA11		
C <sub>L_DIFF</sub>	Differential input capacitance	Between positive and negative differential input pins		0.1		pF
C <sub>L_SE</sub>	Single-ended input capacitance	Each input to ground		0.5		pF
LVDS OL DD[11:0]		A[11:0]±, DBCLK±, DBSTR±, DB[11:0]±, DCCLK±, DCS	TR±, DC[11:	0]±, DDCI	LK±, DD\$	STR±,
	Differential output peak-to-	Default swing (HSM), 100-Ω load	400	720	900	
$V_{DIFF}$	peak voltage, DC	Low swing (LSM), 100-Ω load		350		mV <sub>PP-</sub> DIFF
	measurement	Low swing high-Z mode (HZM), high-impedance load		380		טורר
V <sub>CM</sub>	Output common-mode	VLVDS = 1.9 V		1.3		V
* CM	voltage, tracks with VLVDS	VLVDS = 1.1 V		0.5		v
I <sub>OS_DIFF</sub>	Differential short-circuit current	Positive and negative outputs shorted together		5		mA
I <sub>OS_GND</sub>	Short-circuit current to ground	Either positive or negative output tied to ground		20		mA
Z <sub>DIFF</sub>	Differential output impedance	Measured at DC		300		Ω

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 6.5 Electrical Characteristics: DC Specifications (continued)

<u> </u>	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
CMOS INTERFACE: SCLK, SDI, SDO, SCS, PD, CALSTAT, CALTRIG, ORA0, ORA1, ORB0, ORB1, SYNCSE							
I <sub>IH</sub>	High-level input current				40	μA	
I <sub>IL</sub>	Low-level input current		-40			μΑ	
Cı	Input capacitance			2		pF	
V <sub>OH</sub>	High-level output voltage	I <sub>LOAD</sub> = -400 μA	1.65			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>LOAD</sub> = 400 μA			150	mV	



# 6.6 Electrical Characteristics: Power Consumption

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I <sub>VA19</sub>	1.9-V analog supply current		846		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 1: single-channel	508		mA
I <sub>VD11</sub>	1.1-V digital supply current	mode, demux-by-2, foreground	229		mA
I <sub>VLVDS</sub>	LVDS interface supply current	calibration, V <sub>LVDS</sub> = 1.9 V	382		mA
P <sub>DIS</sub>	Power dissipation		3.15		W
I <sub>VA19</sub>	1.9-V analog supply current		1116		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 2: single-channel	611		mA
I <sub>VD11</sub>	1.1-V digital supply current	mode, demux-by-2, background	271		mA
I <sub>VLVDS</sub>	LVDS interface supply current	calibration, V <sub>LVDS</sub> = 1.9 V	385		mA
P <sub>DIS</sub>	Power dissipation		3.82		W
I <sub>VA19</sub>	1.9-V analog supply current		1195	1300	mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 3: dual-channel mode.	612	700	mA
I <sub>VD11</sub>	1.1-V digital supply current	demux-by-2, background calibration,	266	350	mA
I <sub>VLVDS</sub>	LVDS interface supply current	V <sub>LVDS</sub> = 1.9 V	386	450	mA
P <sub>DIS</sub>	Power dissipation		3.97	4.5	W
I <sub>VA19</sub>	1.9-V analog supply current		1195		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 4: dual-channel mode,	612		mA
I <sub>VD11</sub>	1.1-V digital supply current	demux-by-2, background calibration,	266		mA
I <sub>VLVDS</sub>	LVDS interface supply current	V <sub>LVDS</sub> = 1.1 V	327		mA
P <sub>DIS</sub>	Power dissipation		3.60		W
I <sub>VA19</sub>	1.9-V analog supply current		35		mA
I <sub>VA11</sub>	1.1-V analog supply current		23		mA
I <sub>VD11</sub>	1.1-V digital supply current	Power mode 5: PD pin held high, no clock, V <sub>LVDS</sub> = 1.9 V	4		mA
I <sub>VLVDS</sub>	LVDS interface supply current	5155K, VLVDS 1.0 V	0		mA
P <sub>DIS</sub>	Power dissipation		0.1		W



# 6.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
FPBW	Full-power input bandwidth	Foreground calibration	8.0		CU-
I-I-DVV	(-3 dB) <sup>(1)</sup>	Background calibration	8.0		GHz
		Aggressor = 400 MHz, -1 dBFS	-91		
XTALK	Channel-to-channel crosstalk	Aggressor = 3000 MHz, -1 dBFS	-59		dB
		Aggressor = 6000 MHz, -1 dBFS	-59		
CER	Code error rate	Maximum CER	10 <sup>-18</sup>		errors/ sample
NSD	Noise spectral density, no input	Maximum full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0xFFFF) setting, foreground calibration	-151.1		dBFS/Hz
NOD	signal	Default full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0xA000) setting, foreground calibration	-149.8		UBF 3/HZ
NIT	Naisa fizura	Maximum full-scale voltage (FS_RANGE_A = FS_RANGE_B = $0xFFFF$ ) setting, foreground calibration, no input, $Z_S = 100 \Omega$		dB	
NF	Noise figure	Default full-scale voltage (FS_RANGE_A = FS_RANGE_B = $0xA000$ ) setting, foreground calibration, no input, $Z_S = 100 \Omega$	23.2		uв
NOISE <sub>DC</sub>	DC input noise standard deviation	No input, foreground calibration, excludes DC offset, includes fixed interleaving spur (F <sub>S</sub> /2 spur)	2.9		LSB
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	57.1		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration	57.8		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	56.9		
CND	Signal-to-noise ratio, large signal,	$f_{IN} = 2482 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	52 55.6		4DEC
SNR	excluding DC, HD2 to HD9 and interleaving spurs	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration	56.3		dBFS
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	52.8		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	51.2		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	49.7		
		f <sub>IN</sub> = 347 MHz, AIN = -16 dBFS	57.7		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -16 dBFS	57.7		
SNID	Signal-to-noise ratio, small signal,	$f_{IN} = 2482 \text{ MHz}, A_{IN} = -16 \text{ dBFS}$	57.7		4DEC
SNR	excluding DC, HD2 to HD9 and interleaving spurs	$f_{IN} = 4997 \text{ MHz}, A_{IN} = -16 \text{ dBFS}$	57.4		- dBFS
	intensating opers	$f_{IN} = 6397 \text{ MHz}, A_{IN} = -16 \text{ dBFS}$	57.1		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -16 dBFS	57.0		



# 6.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode) (continued)

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{IN}$  = 248 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f <sub>IN</sub> = 347 MHz, AIN = -1 dBFS		56.2		
		f <sub>IN</sub> = 997 MHz, AIN = -1 dBFS		55.1		
SINAD	Signal-to-noise and distortion ratio,	f <sub>IN</sub> = 2482 MHz, AIN = -1 dBFS	50	53.7		dBFS
SINAD	large signal, excluding DC and F <sub>S</sub> /2 fixed spurs	f <sub>IN</sub> = 4997 MHz, AIN = -1 dBFS		50.0		UDFS
		f <sub>IN</sub> = 6397 MHz, AIN = -1 dBFS		47.9		
		f <sub>IN</sub> = 8197 MHz, AIN = -1 dBFS		46.5		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS		9.0		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS		8.9		
ENOB	Effective number of bits, large signal,	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	8.0	8.6		bits
LINOD	excluding DC and F <sub>S</sub> /2 fixed spurs	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS		8.0		มแร
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS		7.7		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS		7.4		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS		70		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration		69		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS		66		
SFDR	Spurious-free dynamic range, large signal, excluding DC and F <sub>S</sub> /2 fixed	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	56	64		dBFS
SFDK	spurs	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration		61		ubro
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS		57		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS		56		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS		53		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -16 dBFS		78		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -16 dBFS		77		
CEDD	Spurious-free dynamic range, small	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -16 dBFS		75		4DEC
SFDR	signal, excluding DC and F <sub>S</sub> /2 fixed spurs	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -16 dBFS		75		dBFS
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -16 dBFS		78		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -16 dBFS		78		
F <sub>S</sub> /2	F <sub>S</sub> /2 fixed interleaving spur, independent of input signal	No input		-76	-55	dBFS

# 6.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode) (continued)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	-72		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration	-73		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	-68		
HD2	2 <sup>nd</sup> -order harmonic	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-65	-56	dBFS
HD2	2 order narmonic	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration	-63		ивго
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-65		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	-59		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-65		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	-74		
	3 <sup>rd</sup> -order harmonic	f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration	<b>–</b> 71		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	-69		
LIDO		f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-65	-56	4DEC
HD3		f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A and FS_RANGE_B setting, foreground calibration	-61		dBFS
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-57		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	-56		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-53		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	-73		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	-73		
F <sub>S</sub> /2-F <sub>IN</sub>	F <sub>S</sub> /2-F <sub>IN</sub> interleaving spur, signal	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-74	-56	dBFS
rs/z-rin	dependent	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-73		ubro
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	-72		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-66		
		$f_{IN} = 347 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	<b>–74</b>		
		$f_{IN} = 997 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	<b>–72</b>		
SPUR	Worst harmonic 4 <sup>th</sup> -order or higher	$f_{IN} = 2482 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	<b>–74</b>	-60	dBFS
OI OIX	vvoist narmonic + -order or nigher	$f_{IN} = 4997 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	<b>–73</b>		ubl-0
		$f_{IN} = 6397 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-72		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-70		



# 6.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode) (continued)

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	$A_{IN} = -7 \text{ dBFS per tone}$ $f_{IN} = 997 \text{ MHz} \pm 5 \text{ MHz},$ $A_{IN} = -7 \text{ dBFS per tone}$ $f_{IN} = 2482 \text{ MHz} \pm 5 \text{ MHz},$ $A_{IN} = -7 \text{ dBFS per tone}$ $f_{IN} = 4997 \text{ MHz} \pm 5 \text{ MHz},$ $A_{IN} = -7 \text{ dBFS per tone}$ $f_{IN} = 4997 \text{ MHz} \pm 5 \text{ MHz},$ $A_{IN} = -7 \text{ dBFS per tone}$ $f_{IN} = 6397 \text{ MHz} \pm 5 \text{ MHz}$	1 ""		-81			
		1		-87			
IMD3		-72		dBFS			
IIVIDS		5 -order intermodulation	** *		-61		ubro
			-53				
		$f_{IN}$ = 8197 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-45			

<sup>(1)</sup> Full-power input bandwidth (FPBW) is defined as the input frequency where the reconstructed output of the ADC has dropped 3 dB below the power of a full-scale input signal at a low input frequency. Useable bandwidth may exceed the -3-dB full-power input bandwidth.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 6.8 Electrical Characteristics: AC Specifications (Single-Channel Mode)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Full-power input bandwidth	Foreground calibration	7.5		CI I-
FPBW	$(-3 \text{ dB})^{(1)}$	Background calibration	7.5		GHz
CER	Code error rate	Maximum CER	10 <sup>-18</sup>		errors/ sample
NSD	Noise spectral density, no input signal, excludes fixed interleaving	Maximum full-scale voltage (FS_RANGE_A = 0xFFFF) setting, foreground calibration	-154.3		dBFS/Hz
NSD	spurs (F <sub>S</sub> /2 and F <sub>S</sub> /4 spurs)		-152.5		ubro/nz
NF	Noise figure	Maximum full-scale voltage (FS_RANGE_A = 0xFFFF) setting, foreground calibration, no input, $Z_S$ = 100 $\Omega$	18.7		dB
IVI	Noise ligure	Default full-scale voltage (FS_RANGE_A = 0xA000) setting, foreground calibration, no input, $Z_S$ = 100 $\Omega$	20.5		ub.
NOISE <sub>DC</sub>	DC input noise standard deviation	No input, foreground calibration, excludes DC offset, includes fixed interleaving spurs (F <sub>S</sub> /2 and F <sub>S</sub> /4 spurs)	3.1		LSB
	Signal-to-noise ratio, large signal, excluding DC, HD2 to HD9 and interleaving spurs	f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	57.0		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration	57.9		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	56.8		
ONID		f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	52 55.8		JDEO
SNR		f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration	56.5		dBFS
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	53.2		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	51.4		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	50.1		
		$f_{IN} = 347 \text{ MHz}, A_{IN} = -16 \text{ dBFS}$	57.8		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -16 dBFS	57.7		
CNID	Signal-to-noise ratio, small signal,	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -16 dBFS	57.8		4DEC
SNR	excluding DC, HD2 to HD9 and interleaving spurs	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -16 dBFS	57.5		dBFS
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -16 dBFS	57.1		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -16 dBFS	57.1		
		$f_{IN} = 347 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	55.9		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	54.0		
CINIAD	Signal-to-noise and distortion ratio,	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	48 53.3		4DE0
SINAD	large signal, excluding DC and F <sub>S</sub> /2 fixed spurs	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	50.5		dBFS
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	48.5		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	44.0		



# 6.8 Electrical Characteristics: AC Specifications (Single-Channel Mode) (continued)

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{IN}$  = 248 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS		9.0		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS		8.7		
ENOD	Effective number of bits, large signal,	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	7.7	8.6		Dita
ENOB	excluding DC and F <sub>S</sub> /2 fixed spurs	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS		8.1		Bits
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS		7.8		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS		7.0		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS		67		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration		66		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS		62		dBFS dBFS dBFS
0555	Spurious-free dynamic range, large	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	50	61		JDE0
SFDR	signal, excluding DC, $F_{\rm S}/4$ and $F_{\rm S}/2$ fixed spurs	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration		58		GR-2
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS		58		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS		56		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS		47		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -16 dBFS		78		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -16 dBFS		76		
SFDR	Spurious-free dynamic range, small signal, excluding DC, F <sub>S</sub> /4 and F <sub>S</sub> /2	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -16 dBFS		73		4DEC
SFDK	fixed spurs	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -16 dBFS		76		UDFS
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -16 dBFS		70		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -16 dBFS		62		
F <sub>S</sub> /2	F <sub>S</sub> /2 fixed interleaving spur, independent of input signal	No input		-62		dBFS
F <sub>S</sub> /4	F <sub>S</sub> /4 fixed interleaving spur, independent of input signal	No input		-69	-55	dBFS
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS		<b>-75</b>		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration		-73		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS		-68		
HD2	2 <sup>nd</sup> -order harmonic	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS		-66	-56	ARES
	2 -order Hammonic	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration		-64		иыго
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS		-69		
		$f_{IN} = 6397 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		-64		
		$f_{IN}$ = 8197 MHz, $A_{IN}$ = -1 dBFS		-68		

# 6.8 Electrical Characteristics: AC Specifications (Single-Channel Mode) (continued)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	<b>–74</b>		
HD3		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS, maximum FS_RANGE_A setting, foreground calibration	-72		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	-66		
	3 <sup>rd</sup> -order harmonic	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-66	-56	AREC
	3 -order narmonic	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = –1 dBFS, maximum FS_RANGE_A setting, foreground calibration	-61		dBFS
		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-59		
		f <sub>IN</sub> = 6397 MHz, A <sub>IN</sub> = -1 dBFS	-59		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-56		
	F <sub>S</sub> /2-F <sub>IN</sub> interleaving spur, signal dependent	f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	-68		
		f <sub>IN</sub> = 997 MHz, A <sub>IN</sub> = -1 dBFS	-63		dBFS
F /2 F		f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-62	-50	
F <sub>S</sub> /2-F <sub>IN</sub>		f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-62		
		$f_{IN} = 6397 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-56		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-47		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	<b>–75</b>		
		$f_{IN}$ = 997 MHz, $A_{IN}$ = -1 dBFS	<b>–71</b>		
F <sub>S</sub> /4±F <sub>IN</sub>	F <sub>S</sub> /4±F <sub>IN</sub> interleaving spurs, signal	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-77	-60	dBFS
I S/4±I IN	dependent	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-74		ubro
		$f_{IN} = 6397 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-70		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-68		
		f <sub>IN</sub> = 347 MHz, A <sub>IN</sub> = -1 dBFS	-73		
		$f_{IN} = 997 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-73		
SPUR	Worst harmonic 4 <sup>th</sup> -order or higher	f <sub>IN</sub> = 2482 MHz, A <sub>IN</sub> = -1 dBFS	-75	-60	dBFS
SPUK	vvoist narmonic 4 -order of higher	f <sub>IN</sub> = 4997 MHz, A <sub>IN</sub> = -1 dBFS	-74		UDFO
		$f_{IN} = 6397 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-69		
		f <sub>IN</sub> = 8197 MHz, A <sub>IN</sub> = -1 dBFS	-68		



# 6.8 Electrical Characteristics: AC Specifications (Single-Channel Mode) (continued)

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$f_{IN}$ = 347 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-81		
		$f_{IN}$ = 997 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-80		
IMD3	3 <sup>rd</sup> -order intermodulation	$f_{IN}$ = 2482 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-72		dBFS
IIVIDS	5*order intermodulation	$f_{IN}$ = 4997 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-62		ubro
		$f_{IN}$ = 6397 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-56		
		$f_{IN}$ = 8197 MHz ± 5 MHz, $A_{IN}$ = -7 dBFS per tone		-49		

<sup>(1)</sup> Full-power input bandwidth (FPBW) is defined as the input frequency where the reconstructed output of the ADC has dropped 3 dB below the power of a full-scale input signal at a low input frequency. Useable bandwidth may exceed the -3-dB full-power input bandwidth.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 6.9 Timing Requirements

			MIN	NOM	MAX	UNIT
DEVICE (	SAMPLING) CLOCK (CLK+, CLK-)				-	
f <sub>CLK</sub>	Input clock frequency (CLK+, CLK–), both single-channel a modes <sup>(1)</sup>	and dual-channel	800		3200	MHz
t <sub>CLK</sub>	Input clock period (CLK+, CLK-), both single-channel and	dual-channel modes <sup>(1)</sup>	312.5		1250	ps
SYSREF	(SYSREF+, SYSREF-)	<u>'</u>			'	
t <sub>INV(SYSR</sub> EF)	Width of invalid SYSREF capture region of CLK± period, in time violation, as measured by SYSREF_POS status regis	0 ,		49		ps
t <sub>INV(TEMP)</sub>	Drift of invalid SYSREF capture region over temperature, p a shift toward MSB of SYSREF_POS register	ositive number indicates		0		ps/°C
t <sub>INV(VA11)</sub>	Drift of invalid SYSREF capture region over VA11 supply verindicates a shift toward MSB of SYSREF_POS register	oltage, positive number		0.36		ps/mV
+		SYSREF_ZOOM = 0		77		20
t <sub>STEP(SP)</sub>	Delay of SYSREF_POS LSB	SYSREF_ZOOM = 1		24		ps
t <sub>(PH_SYS)</sub>	Minimum SYSREF± assertion duration after SYSREF± rising	ng edge event	e event 4			ns
t <sub>(PL_SYS)</sub>	Minimum SYSREF± deassertion duration after SYSREF± f	alling edge event		4		ns
SERIAL P	PROGRAMMING INTERFACE (SCLK, SDI, SCS)				1	
f <sub>CLK(SCLK)</sub>	Serial clock frequency		0		15.625	MHz
t <sub>(PH)</sub>	Serial clock high value pulse width		32			ns
t <sub>(PL)</sub>	Serial clock low value pulse width		32			ns
t <sub>SU(SCS)</sub>	Setup time from SCS to rising edge of SCLK		25			ns
t <sub>H(SCS)</sub>	Hold time from rising edge of SCLK to SCS		3			ns
t <sub>SU(SDI)</sub>	Setup time from SDI to rising edge of SCLK		25			ns
t <sub>H(SDI)</sub>	Hold time from rising edge of SCLK to SDI		3			ns

- (1) Unless functionally limited to a smaller range than described in the LVDS Output Modes table based on programmed LVDS output mode
- (2) Use SYSREF\_POS to select an optimal SYSREF\_SEL value for SYSREF capture, see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section for more information on SYSREF windowing. The invalid region, specified by t<sub>INV(SYSREF)</sub>, indicates the portion of the CLK± period (t<sub>CLK</sub>), as measured by SYSREF\_SEL, that may result in a setup and hold violation. Verify that the timing skew between SYSREF± and CLK± over system operating conditions from the nominal conditions (that were used to find optimal SYSREF\_SEL) does not result in the invalid region occurring at the selected SYSREF\_SEL position in SYSREF\_POS, otherwise a temperature dependent SYSREF\_SEL selection may be needed to track the skew between CLK± and SYSREF±.

#### 6.10 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEVICE (SA	MPLING) CLOCK (CLK+, CLK-)					
t <sub>AD</sub>	Sampling (aperture) delay from CLK± rising edge (dual channel mode) or rising and falling edge (single channel mode) to sampling instant <sup>(4)</sup>	TAD_COARSE = 0x00, TAD_FINE = 0x00 and TAD_INV = 0		360		ps
t <sub>AD(MAX)</sub>	Maximum t <sub>AD</sub> Adjust programmable delay, not including clock inversion	Coarse adjustment (TAD_COARSE = 0xFF)		289		ps
` ,	(TAD_INV = 0)	Fine adjustment (TAD_FINE = 0xFF)		4.9		
+	Aperture delay step size	Coarse adjustment (TAD_COARSE)	1.13		ps	
t <sub>AD(STEP)</sub>	Aperture delay step size	Fine adjustment (TAD_FINE)		19		fs



#### **6.10 Switching Characteristics (continued)**

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Minimum t <sub>AD</sub> Adjust coarse setting (TAD_COARSE = 0x00, TAD_INV = 0), dither disabled (ADC_DITH_EN = 0)		55		
t <sub>AJ</sub>	Aperture jitter, rms	Minimum t <sub>AD</sub> Adjust coarse setting (TAD_COARSE = 0xFF, TAD_INV = 0), dither enabled (ADC_DITH_EN = 1)		70		fs
	Aperture juter, mis	Maximum t <sub>AD</sub> Adjust coarse setting (TAD_COARSE = 0xFF) excluding TAD_INV (TAD_INV = 0), dither disabled (ADC_DITH_EN = 0)		70 <sup>(1)</sup>	CLK±, D	13
		Maximum t <sub>AD</sub> Adjust coarse setting (TAD_COARSE = 0xFF) excluding TAD_INV (TAD_INV = 0), dither enabled (ADC_DITH_EN = 1)	80(1)	80 <sup>(1)</sup>		
LVDS OUTPU DD[11:0]±)	TS (DACLK±, DASTR±, DA[11:0]±, DBC	LK±, DBSTR±, DB[11:0]±, DCCLK±, DC	STR±, DC[	11:0]±, DD	CLK±, D	DSTR±,
f <sub>BIT</sub>	Output bit rate per output data pair				1.6	Gbps
f <sub>DCLK</sub>	DDR data clock frequency				800	MHz
t <sub>DJ</sub>	DDR data clock total jitter, peak-to- peak, with random jitter portion defined with respect to a BER=1e–15 (Q=7.94)	UPAT_CTRL = 0x10		36		ps
t <sub>SKEW</sub> (SAME)	Maximum timing skew between any two LVDS output pairs (DxCLK±, Dx[11:0]±, DxSTR±) within the same LVDS bank over operating conditions			75		ps
t <sub>SKEW(ALL)</sub>	Maximum timing skew between any two LVDS output pairs (DxCLK±, Dx[11:0]±, DxSTR±) in all LVDS banks over operating conditions with t <sub>OSAB</sub> , t <sub>OSAC</sub> and t <sub>OSBD</sub> skew excluded			125		ps
		DES_EN = 0, LDEMUX = 0, LALIGNED = 0		0		
		DES_EN = 0, LDEMUX = 0, LALIGNED = 1		0		
		DES_EN = 0, LDEMUX = 1, LALIGNED = 0		0		
t <sub>OSAB</sub>	Functional timing offset between DACLK± rising edge and DBCLK±	DES_EN = 0, LDEMUX = 1, LALIGNED = 1		0		tour
	rising edge, positive number indicates that DACLK± leads DBCLK±	DES_EN = 1, LDEMUX = 0, LALIGNED = 0		0.5		t <sub>CLK</sub>
		DES_EN = 1, LDEMUX = 0, LALIGNED = 1		0		
		DES_EN = 1, LDEMUX = 1, LALIGNED = 0		0.5		
		DES_EN = 1, LDEMUX = 1, LALIGNED = 1		0		



# **6.10 Switching Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		DES_EN = 0, LDEMUX = 1, LALIGNED = 0		1		
4	Functional timing offset between DACLK± rising edge and DCCLK±	DES_EN = 0, LDEMUX = 1, LALIGNED = 1		0		<b>t</b>
tosac	rising edge, positive number indicates that DACLK± leads DCCLK±	DES_EN = 1, LDEMUX = 1, LALIGNED = 0		1		t <sub>CLK</sub>
		DES_EN = 1, LDEMUX = 1, LALIGNED = 1		0		
		DES_EN = 0, LDEMUX = 1, LALIGNED = 0		1		
toon	Functional timing offset between DBCLK±	DES_EN = 0, LDEMUX = 1, LALIGNED = 1		0		taur
t <sub>OSBD</sub>	rising edge, positive number indicates that DBCLK± leads DDCLK±	DES_EN = 1, LDEMUX = 1, LALIGNED = 0		1		t <sub>CLK</sub>
		DES_EN = 1, LDEMUX = 1, LALIGNED = 1		0		
t	Low-to-high transition time	20% to 80%, 1.6 Gbps, V <sub>LVDS</sub> = 1.9 V, UPAT_CTRL = 0x10		125		ne
t <sub>TLH</sub>	(differential)	20% to 80%, 1.6 Gbps, V <sub>LVDS</sub> = 1.1 V, UPAT_CTRL = 0x10		200		ps
	High to low transition time (differential)	80% to 20%, 1.6 Gbps, V <sub>LVDS</sub> = 1.9 V, UPAT_CTRL = 0x10		125		no
t <sub>THL</sub>	High-to-low transition time (differential)	80% to 20%, 1.6 Gbps, V <sub>LVDS</sub> = 1.1 V, UPAT_CTRL = 0x10		200		ps
LATENCY					'	
t <sub>OD</sub>	Output delay from CLK± rising edge (dual-channel mode) or falling edge (single-channel mode) to DACLK± output <sup>(4)</sup>	TAD_COARSE = 0x00, TAD_FINE = 0x00 and TAD_INV = 0		1.5		ns
		DES_EN = 0, LDEMUX = 0, LALIGNED = 0		26		
		DES_EN = 0, LDEMUX = 0, LALIGNED = 1		26		
		DES_EN = 0, LDEMUX = 1, LALIGNED = 0		26		
$\mathfrak{t}_{LAT(DIG)}$	CLK± edge that samples input signal to CLK± edge that launches data,	DES_EN = 0, LDEMUX = 1, LALIGNED = 1		27		t
	digital latency only <sup>(2)</sup> (4)	DES_EN = 1, LDEMUX = 0, LALIGNED = 0		26		t <sub>CLK</sub>
		DES_EN = 1, LDEMUX = 0, LALIGNED = 1		26.5		
		DES_EN = 1, LDEMUX = 1, LALIGNED = 0		26		
		DES_EN = 1, LDEMUX = 1, LALIGNED = 1		27.5		



# **6.10 Switching Characteristics (continued)**

typical values at  $T_A$  = +25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP-DIFF</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
		DES_EN = 0, LDEMUX = 0, LALIGNED = 0		47	
		DES_EN = 0, LDEMUX = 0, LALIGNED = 1		47	
		DES_EN = 0, LDEMUX = 1, LALIGNED = 0		47	
•	Latency from SYSREF± being sampled by rising edge of CLK± to the	DES_EN = 0, LDEMUX = 1, LALIGNED = 1		48	
t <sub>LAT(STB)</sub>	start of the corresponding data frame <sup>(3)</sup>	DES_EN = 1, LDEMUX = 0, LALIGNED = 0		46.5	t <sub>CLK</sub>
		DES_EN = 1, LDEMUX = 0, LALIGNED = 1		47	
		DES_EN = 1, LDEMUX = 1, LALIGNED = 0	46.5		
		DES_EN = 1, LDEMUX = 1, LALIGNED = 1	48		
	Latency from SYNCSE assertion or deassertion to DB0± (LSB) changing	LDEMUX = 0	26	36+1*LF RAME	
t <sub>LAT</sub> ( SYNCSE)	from normal data to strobe output or strobe output to normal data, digital latency only	LDEMUX = 1	26	36+2*LF RAME	t <sub>CLK</sub>
SERIAL PROC	RAMMING INTERFACE (SDO)				
t <sub>(OZD)</sub>	Delay from falling edge of 16th SCLK cycle during read operation for SDO transition from tri-state to valid data		1		ns
t <sub>(ODZ)</sub>	Delay from SCS rising edge for SDO to transition from valid data to tri-state			10	ns
t <sub>(OD)</sub>	Delay from falling edge of SCLK during read operation to SDO valid		1	10	ns

<sup>(1)</sup> t<sub>AJ</sub> increases because of additional attenuation on internal clock path.

Product Folder Links: ADC12DL3200


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> When LDEMUX = 1 the output buses are aligned in time requiring the earlier sample(s) to be delayed before outputting on the LVDS buses to align with the later samples. The latency for the buses will be slightly different due to added delays. The number shown is for the worst case bus.

<sup>(3)</sup> When LDEMUX = 0 the output buses are staggered in time and therefore the start of data frames occur at staggered times. The number shown is for the earliest output frame. The strobe signals are output at the end of a frame so the start of a data frame corresponds to the data output immediately after a strobe output.


<sup>(4)</sup> Both t<sub>AD</sub> and t<sub>OD</sub> increase by the delay introduced by TAD\_COARSE, TAD\_FINE and TAD\_INV when t<sub>AD</sub> Adjust is used to delay the sampling instant. The total latency through the device does not include the aperture delay. Total latency through device is t<sub>LAT</sub> = t<sub>LAT(DIG)</sub> + t<sub>OD</sub> - t<sub>AD</sub>.



 $t_{\text{SU(SYSREF})}$  and  $t_{\text{H(SYSREF})}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.


図 6-1. Dual-Channel, 2-Bus Mode Timing (LDEMUX = 0, DES\_EN = 0, LALIGNED = 0 or 1)





 $t_{SU(SYSREF)}$  and  $t_{H(SYSREF)}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.


図 6-2. Dual-Channel, 4-Bus, Staggered-Mode Timing (LDEMUX = 1, DES\_EN = 0, LALIGNED = 0)



 $t_{SU(SYSREF)}$  and  $t_{H(SYSREF)}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.


図 6-3. Dual-Channel, 4-Bus, Aligned-Mode Timing (LDEMUX = 1, DES\_EN = 0, LALIGNED = 1)





 $t_{\text{SU(SYSREF})}$  and  $t_{\text{H(SYSREF})}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.


図 6-4. Single-Channel, 2-Bus, Staggered-Mode Timing (LDEMUX = 0, DES\_EN = 1, LALIGNED = 0)



 $t_{\text{SU(SYSREF})}$  and  $t_{\text{H(SYSREF})}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.

図 6-5. Single-Channel, 2-Bus, Aligned-Mode Timing (LDEMUX = 0, DES\_EN = 1, LALIGNED = 1)






 $t_{SU(SYSREF)}$  and  $t_{H(SYSREF)}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.

図 6-6. Single-Channel, 4-Bus, Staggered-Mode Timing (LDEMUX = 1, DES\_EN = 1, LALIGNED = 0)





 $t_{SU(SYSREF)}$  and  $t_{H(SYSREF)}$  are only shown for completeness. Use automatic SYSREF calibration or SYSREF windowing to meet SYSREF timing.

図 6-7. Single-Channel, 4-Bus, Aligned-Mode Timing (LDEMUX = 1, DES\_EN = 1, LALIGNED = 1)








図 6-8. SYNCSE Timing Diagram



☑ 6-9. Serial Interface Timing


## 6.11 Typical Characteristics

typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{IN}$  = 248 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)






typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)






typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{IN}$  = 248 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)






typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




DES\_EN = 0, FG calibration,  $f_S$  = 3200 MSPS, SNR = 50.6 dBFS, SFDR = 53 dBFS, ENOB = 7.5 bits






DES\_EN = 1, FG calibration,  $f_S$  = 6400 MSPS, SNR = 50.8 dBFS, SFDR = 45 dBFS, ENOB = 6.9 bits

図 6-45. Single-Tone FFT at  $f_{IN}$  = 8197 MHz,  $A_{IN}$  = -1 dBFS



DES\_EN = 0, FG calibration,  $f_S$  = 3200 MSPS,  $f_1$  = 342 MHz,  $f_2$  = 352 MHz,  $A_{IN}$  = -7 dBFS per tone, SFDR = -77 dBFS, IMD3 = -87 dBFS, IMD2 = -77 dBFS






DES\_EN = 1, FG calibration,  $f_S$  = 6400 MSPS,  $f_1$  = 342 MHz,  $f_2$  = 352 MHz,  $A_{IN}$  = -7 dBFS per tone, SFDR = -73 dBFS, IMD3 = -81 dBFS, IMD2 = -88 dBFS

図 6-47. Two-Tone FFT at f<sub>IN</sub> = 347 MHz, A<sub>IN</sub> = -1 dBFS




typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




DES\_EN = 0, FG calibration,  $f_S$  = 3200 MSPS,  $f_1$  = 2483 MHz,  $f_2$  = 2493 MHz,  $A_{IN}$  = -7 dBFS per tone, SFDR = -71 dBFS, IMD3 = -71 dBFS, IMD2 = -75 dBFS






DES\_EN = 1, FG calibration,  $f_S$  = 6400 MSPS,  $f_1$  = 2483 MHz,  $f_2$  = 2493 MHz,  $A_{IN}$  = -7 dBFS per tone, SFDR = -60 dBFS, IMD3 = -72 dBFS, IMD2 = -78 dBFS

### $\boxtimes$ 6-49. Two-Tone FFT at $f_{IN}$ = 2488 MHz, $A_{IN}$ = -1 dBFS



DES\_EN = 0, FG calibration,  $f_S$  = 3200 MSPS,  $f_1$  = 4992 MHz,  $f_2$  = 5002 MHz,  $A_{\text{IN}}$  = -7 dBFS per tone, SFDR = -61 dBFS, IMD3 = -61 dBFS, IMD2 = -77 dBFS






DES\_EN = 1, FG calibration,  $f_S$  = 6400 MSPS,  $f_1$  = 4992 MHz,  $f_2$  = 5002 MHz,  $A_{IN}$  = -7 dBFS per tone, SFDR = -60 dBFS, IMD3 = -62 dBFS, IMD2 = -78 dBFS

図 6-51. Two-Tone FFT at  $f_{IN}$  = 4997 MHz,  $A_{IN}$  = -1 dBFS


typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




Product Folder Links: ADC12DL3200



typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)



Product Folder Links: ADC12DL3200



typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)



Product Folder Links: ADC12DL3200

typical values are at  $T_A$  = 25°C, nominal supply voltages, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000),  $f_{\text{IN}}$  = 248 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = maximum rated clock frequency, filtered 1-V<sub>PP</sub> sine-wave clock, DES\_EN = 1, LDEMUX = 1, LALIGNED = 0, ADC\_DITH = 0x01, LVDS driver high-swing mode (HSM), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and signal-independent interleaving spurs ( $f_S$  / 4 and  $f_S$  / 2 spurs)




図 6-76. Background Calibration Core Transition (DC Signal)




図 6-77. Background Calibration Core Transition (DC Signal Zoomed)


# 7 Detailed Description

## 7.1 Overview

The ADC12DL3200 is an RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input frequencies from DC to above 10 GHz. In dual-channel mode, the ADC12DL3200 can sample up to 3200-MSPS and in single-channel mode up to 6400-MSPS. Programmable tradeoffs in channel count (dual-channel mode) and Nyquist bandwidth (single-channel mode) allow development of flexible hardware that meets the needs of both high channel count or wide instantaneous signal bandwidth applications. Full-power input bandwidth (–3 dB) of 8 GHz and a useable frequency range that allows direct RF sampling of L-band, S-band, C-band, and X-band for frequency agile systems.

The ADC12DL3200 uses a low latency, low-voltage differential signaling (LVDS) interface for latency sensitive applications or when the simplicity of LVDS is preferred. The interface uses up to 48 data pairs, 4 double data rate (DDR) clocks and 4 strobe signals arranged in four 12-bit data buses. The interface supports signaling rates of up to 1.6 Gbps. Strobe signals simplify synchronization across buses and between multiple devices. The strobe is generated internally and can be reset at a deterministic time by the SYSREF input. Multi-device synchronization is further eased by innovative synchronization features such as noiseless aperture delay (T<sub>AD</sub>) adjustment and SYSREF windowing.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Analog Inputs

The analog inputs of the ADC12DL3200 have internal buffers to enable high input bandwidth and isolate sampling capacitor glitch noise from the input circuit. The analog inputs must be driven differentially as operation with a single-ended signal is not recommended because of performance degradation. AC-coupling or DC-coupling can be used with the analog inputs. The common-mode voltage of the analog inputs is 0 V and is biased internally through single-ended,  $50-\Omega$  resistors to AGND on each input pin. When DC-coupled input signals are used the applied differential signal must have a common-mode voltage that meets the device Input common-mode requirements. See  $V_{CMI}$  in the  $\mathcal{LDSID}$  6.3 table. The 0-V input common-mode voltage simplifies the interface to split-supply differential amplifiers and to a variety of transformers and baluns.

In single-channel mode, either analog input (AIN+ and AIN- or BIN+ and BIN-) can be used as the input to the ADC core. There is no degradation in analog input bandwidth when using single-channel mode versus dual-channel mode. The input can be chosen using SINGLE\_INPUT in the INPUT\_MUX register. In dual-channel mode, the analog inputs can be swapped using DUAL\_INPUT in the INPUT\_MUX register.

### 7.3.1.1 Analog Input Protection

The analog inputs are protected against overdrive conditions by internal clamping diodes that are capable of sourcing or sinking input currents during overrange conditions; see the voltage and current limits in the  $\frac{\cancel{\tau}\cancel{1}\cancel{2}\cancel{2}\cancel{2}\cancel{2}}$  6.1 table. The overrange protection is also defined for a peak RF input power in the  $\frac{\cancel{\tau}\cancel{1}\cancel{2}\cancel{2}\cancel{2}\cancel{2}}$  6.1 table, which is frequency independent. Operation above the maximum conditions listed in the  $\frac{\cancel{\tau}\cancel{1}\cancel{2}\cancel{2}\cancel{2}\cancel{2}}$  6.3 table results in an increase in failure-in-time (FIT) rate, so the system must correct the overdrive condition as quickly as possible.  $\boxed{2}$  7-1 shows the analog input protection diodes.




図 7-1. ADC12DL3200 Analog Input Internal Termination

## 7.3.1.2 Full-Scale Voltage (V<sub>FS</sub>) Adjustment

Input full-scale voltage ( $V_{FS}$ ) adjustment is available, in fine increments, for each analog input through the FS\_RANGE\_A (see the INA full-scale range adjust register) and FS\_RANGE\_B register settings (see the INB full-scale range adjust register) for INA± and INB±, respectively. The available adjustment range is specified in the  $\rlap{\sc top}{$\not{\sc top}$}$  6.5 table. Larger full-scale voltages improve SNR performance, but can degrade harmonic distortion. The full-scale voltage adjustment is useful for matching the full-scale range of multiple ADCs when developing a multi-converter system or for external interleaving of multiple ADC12DL3200s to achieve higher sampling rates.

### 7.3.1.3 Analog Input Offset Adjust

The input offset voltage for each input can be adjusted through the OADJ\_x\_FG0\_VINy and OADJ\_x\_FG90\_VINy registers (registers 0x330 to 0x34F), where x represents the ADC core (A or B) and y represents the analog input (INA $\pm$  or INB $\pm$ ). The adjustment range is approximately 28 mV to -28 mV differential. See the 272227.4.7 section for more information.

#### **7.3.2 ADC Core**

The ADC12DL3200 consists of a total of six ADC cores. The cores are interleaved for higher sampling rates and swapped on-the-fly for calibration as required by the operating mode. In dual-channel mode each ADC channel is two-way interleaved. In single-channel mode the ADC is four-way interleaved. This section highlights the theory of operation and key features of the ADC cores.

### 7.3.2.1 ADC Theory of Operation

The differential voltages at the analog inputs are captured by the rising edge of CLK± in dual-channel mode or by the rising and falling edges of CLK± in single-channel mode. After capturing the input signal, the ADC converts the analog voltage to a digital value by comparing the voltage to the internal reference voltage. If the voltage on INA- or INB- is higher than the voltage on INA+ or INB+, respectively, then the digital output is a negative 2's complement value. If the voltage on INA+ or INB+ is higher than the voltage on INA- or INB-, respectively, then the digital output is a positive 2's complement value. 式 1 can calculate the differential voltage at the input pins from the digital output.

$$V_{IN} = \frac{\text{Code}}{2^N} V_{FS} \tag{1}$$

#### where

- Code is the signed decimation output code (for example, –2048 to +2047)
- · N is the ADC resolution
- V<sub>FS</sub> is the full-scale input voltage of the ADC as specified in the セクション 6.3 table, including any adjustment performed by programming FS\_RANGE\_A or FS\_RANGE\_B

#### 7.3.2.2 ADC Core Calibration

ADC core calibration is required to optimize the analog performance of the ADC cores. Calibration must be repeated when operating conditions change significantly, namely temperature, in order to maintain optimal performance. The ADC12DL3200 has a built-in calibration routine that can be run as a foreground operation or a background operation. Foreground operation requires ADC downtime, where the ADC is no longer sampling the input signal, to complete the process. Background calibration can be used to overcome this limitation and allow constant operation of the ADC. See the \*\*DDC\*\* T.4.7 section for detailed information on each mode.

### 7.3.2.3 ADC Overrange Detection

To ensure that system gain management has the quickest possible response time, a low-latency configurable overrange function is included. The overrange function works by monitoring the converted 12-bit samples at the ADC to quickly detect if the ADC is near saturation or already in an overrange condition. The absolute value of the upper eight bits of the ADC data are checked against two programmable thresholds, OVR\_T0 and OVR\_T1. These thresholds apply to both channel A and channel B in dual-channel mode. 表 7-1 lists how an ADC sample is converted to an absolute value for a comparison of the thresholds.

表 7-1. Conversion of ADC Sample for Overrange Comparison

ADC SAMPLE (Offset Binary)	ADC SAMPLE (2's Complement)	ABSOLUTE VALUE	UPPER 8 BITS USED FOR COMPARISON
1111 1111 1111 (4095)	0111 1111 1111 (2047)	111 1111 1111 (2047)	1111 1111 (255)
1111 1111 0000 (4080)	0111 1111 0000 (2032)	111 1111 0000 (2032)	1111 1110 (254)
1000 0000 0000 (2048)	0000 0000 0000 (0)	000 0000 0000 (0)	0000 0000 (0)
0000 0001 0000 (16)	1000 0001 0000 (–2032)	111 1111 0000 (2032)	1111 1110 (254)
0000 0000 0000 (0)	1000 0000 0000 (–2048)	111 1111 1111 (2047)	1111 1111 (255)

If the upper eight bits of the absolute value equal or exceed the OVR\_T0 or OVR\_T1 thresholds during the monitoring period, then the overrange bit associated with the threshold is set to 1, otherwise the overrange bit is 0. In dual-channel mode, the overrange status can be monitored on the ORA0 and ORA1 pins for channel A and

the ORB0 and ORB1 pins for channel B, where ORx0 corresponds to the OVR\_T0 threshold and ORx1 corresponds to the OVR\_T1 threshold. In single-channel mode, the overrange status for the OVR\_T0 threshold is determined by monitoring both the ORA0 and ORB0 outputs and the OVR\_T1 threshold is determined by monitoring both ORA1 and ORB1 outputs. In single-channel mode, the two outputs for each threshold must be OR'd together to determine whether an over-range condition occurred. OVR\_N can be used to set the output pulse duration from the last overrange event. 表 7-2 lists the overrange pulse durations for the various OVR\_N settings (see the overrange configuration register).

表 7-2. Overrange Monitoring Period for the ORA0, ORA1, ORB0, and ORB1 Outputs

OVR_N	OVERRANGE PULSE DURATION FROM LAST OVERRANGE EVENT (DEVCLK Cycles)
0	8
1	16
2	32
3	64
4	128
5	256
6	512
7	1024

Typically, the OVR\_T0 threshold can be set near the full-scale value (228 for example). When the threshold is triggered, a typical system can turn down the system gain to avoid clipping. The OVR\_T1 threshold can be set much lower. For example, the OVR\_T1 threshold can be set to 64 (peak input voltage of -12 dBFS). If the input signal is strong, the OVR\_T1 threshold is tripped occasionally. If the input is quite weak, the threshold is never tripped. The downstream logic device monitors the OVR\_T1 bit. If OVR\_T1 stays low for an extended period of time, then the system gain can be increased until the threshold is occasionally tripped (meaning the peak level of the signal is above -12 dBFS).

### 7.3.2.4 Code Error Rate (CER)

ADC cores can generate bit errors within a sample, often called *code errors (CER)* or referred to as *sparkle codes*, resulting from metastability caused by non-ideal comparator limitations. The ADC12DL3200 uses a unique ADC architecture that inherently allows significant code error rate improvements from traditional pipelined flash or successive approximation register (SAR) ADCs. The code error rate of the ADC12DL3200 is multiple orders of magnitude better than what can be achieved in alternative architectures at equivalent sampling rates, providing significant signal reliability improvements.

### 7.3.2.5 Internal Dither

The ADC12DL3200 includes internal dither to smooth out the integral nonlinearity (INL) curve. Dither improves the high-order harmonic performance of the ADC cores that results in a reduction of spurs in the frequency spectrum for single-tone and narrow-band signals. The dither signal is subtracted out of converted data so that dither does not show up in the output signal and thus reduce the signal-to-noise signal.

### 7.3.3 Timestamp

The TMSTP+ and TMSTP- differential inputs can be used as a timestamp input to mark a specific sample based on the timing of an external trigger event relative to the sampled signal. TIME\_STAMP\_EN (see the LSB control bit output register) must be set in order to use the timestamp feature and output the timestamp data. When enabled, the LSB of the 12-bit ADC digital output reports the status of the TMSTP± input. In effect, the 12-bit output sample consists of the upper 11-bits of the 12-bit converter and the LSB of the 12-bit output sample is the output of a parallel 1-bit converter (TMSTP±) with the same latency as the ADC core. The trigger must be applied to the differential TMSTP+ and TMSTP- inputs. The trigger can be asynchronous to the ADC sampling clock and is sampled at approximately the same time as the analog input. Alternatively, the SYSREF± inputs can be used as the timestamp input when SYSREF\_TIME\_STAMP\_EN is set to 1 in the CLK\_CTRL1 register.



### 7.3.4 Clocking

The clocking subsystem of the ADC12DL3200 has two input signals: the device clock (CLK+, CLK-) and SYSREF (SYSREF+, SYSREF-). Within the clocking subsystem there is a noiseless aperture delay adjustment ( $t_{AD}$  adjust), a clock duty cycle corrector, and a SYSREF capture block.  $\boxtimes$  7-2 shows the clocking subsystem.




図 7-2. ADC12DL3200 Clocking Subsystem

The device clock is used as the sampling clock for the ADC core as well as the clocking for the digital processing and LVDS outputs. Use a low-noise (low jitter) device clock to maintain high signal-to-noise ratio (SNR) within the ADC. In dual-channel mode, the analog input signal for each input is sampled on the rising edge of the device clock. In single-channel mode, both the rising and falling edges of the device clock are used to capture the analog signal to reduce the maximum clock rate required by the ADC. A noiseless aperture delay adjustment (t<sub>AD</sub> adjust) allows the sampling instance of the ADC to be shifted in fine steps in order to synchronize multiple ADC12DL3200 devices or to fine-tune system latency. Duty cycle correction is implemented in the ADC12DL3200 to ease the requirements on the external device clock while maintaining high performance. ₹ 7-3 summarizes the device clock interface in dual-channel mode and single-channel mode.

表 7-3. Device Clock versus Mode of Operation

MODE OF OPERATION	SAMPLING RATE VS f <sub>CLK</sub>	SAMPLING INSTANT
Dual-channel mode	1 × f <sub>CLK</sub>	Rising edge
Single-channel mode	2 × f <sub>CLK</sub>	Rising and falling edge

SYSREF is a system timing reference used to reset clock dividers and strobe generation within the ADC12DL3200 that is similar to the SYSREF signal used by JESD204B interface devices. SYSREF is used to synchronize multiple ADC12DL3200 devices. SYSREF must be captured by the correct device clock edge in order to achieve repeatable latency and synchronization. The ADC12DL3200 includes SYSREF windowing and automatic SYSREF calibration to ease the requirements on the external clocking circuits and to simplify the synchronization process. SYSREF can be implemented as a single pulse or as a periodic clock. In periodic implementations, SYSREF must be equal to, or an integer division of, the frame clock frequency. \$\frac{1}{2}\$ can be used to calculate valid SYSREF frequencies.

$$f_{\text{SYSREF}} = \frac{f_{\text{CLK}}}{\left(\text{LDEMUX} + 1\right) \times \text{LFRAME} \times n}$$
 (2)

where

LDEMUX and LFRAME are register settings

- f<sub>CLK</sub> is the device clock frequency (CLK±)
- · n is any positive integer

### 7.3.4.1 Noiseless Aperture Delay Adjustment (t<sub>AD</sub> Adjust)

The ADC12DL3200 contains a delay adjustment on the device clock (sampling clock) input path, called  $t_{AD}$  adjust, that can be used to shift the sampling instance within the device in order to align sampling instances among multiple devices or for external interleaving of multiple ADC12DL3200 devices. Further,  $t_{AD}$  adjust can be used for automatic SYSREF calibration to simplify synchronization; see the  $transference{Transfe$ 

表 7-4. t<sub>AD</sub> Adjust Adjustment Ranges

ADJUSTMENT PARAMETER	ADJUSTMENT STEP	DELAY SETTINGS	MAXIMUM DELAY
TAD_INV	1 / (f <sub>CLK</sub> × 2)	1	1 / (f <sub>CLK</sub> × 2)
TAD_COARSE	See t <sub>TAD(STEP)</sub> in the セクション 6.10 table	256	See t <sub>TAD(MAX)</sub> in the セクション 6.10 table
TAD_FINE	See t <sub>TAD(STEP)</sub> in the セクション 6.10 table	256	See t <sub>TAD(MAX)</sub> in the セクション 6.10 table

In order to maintain timing alignment between converters, stable and matched power-supply voltages and device temperatures must be provided.

Aperture delay adjustment can be changed on-the-fly during normal operation, however changing the aperture delay also shifts the clock for the LVDS data interface (DxCLK±, DxSTR±, and Dx[11:0]±). The receiving circuit must be tolerant of shifts in the LVDS data timing. Use of the TAD\_RAMP feature may help the receiver avoid loss of synchronization; see the \$\frac{\tau\tau\tau}{2\tau\tau\tau} 7.3.4.2\$ section.

### 7.3.4.2 Aperture Delay Ramp Control (TAD RAMP)

The ADC12DL3200 contains a function to gradually adjust the  $t_{AD}$  adjust setting towards the newly written TAD\_COARSE value. This functionality allows the  $t_{AD}$  adjust setting to be adjusted with minimal internal clock circuitry glitches. The TAD\_RAMP\_RATE parameter allows either a slower (one TAD\_COARSE LSB per 256  $t_{CLK}$  cycles) or faster ramp (four TAD\_COARSE LSBs per 256  $t_{CLK}$  cycles) to be selected. The TAD\_RAMP\_EN parameter enables the ramp feature and any subsequent writes to TAD\_COARSE to initiate a new ramp.

## 7.3.4.3 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency

The clocking subsystem is largely responsible for achieving multi-device synchronization and deterministic latency. The SYSREF signal must be captured by a deterministic device clock (CLK±) edge at each system power-on and at each device in the system. This requirement imposes setup and hold constraints on SYSREF relative to CLK±, which can be difficult to meet at giga-sample clock rates over all system operating conditions. The ADC12DL3200 includes a number of features to simplify this synchronization process and to relax system timing constraints:

- The ADC12DL3200 uses dual-edge sampling (DES) in single-channel mode to reduce the CLK± input frequency by half and double the timing window for SYSREF (see 表 7-3)
- A SYSREF position detector (relative to CLK±) and selectable SYSREF sampling position aid in meeting setup and hold times over all conditions; see the セクション 7.3.4.3.1 section



• Easy-to-use automatic SYSREF calibration uses the aperture timing adjust block (t<sub>AD</sub> adjust) to shift the ADC sampling instance based on the phase of SYSREF (rather than adjusting SYSREF based on the phase of the ADC sampling instance); see the セクション 7.3.4.3.2 section

### 7.3.4.3.1 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)

The SYSREF windowing block is used to first detect the position of SYSREF relative to the CLK± rising edge and then to select a desired SYSREF sampling instance, which is a delay version of CLK±, to maximize setup and hold timing margins. In many cases a single SYSREF sampling position (SYSREF\_SEL) is sufficient to meet timing for all systems (device-to-device variation) and conditions (temperature and voltage variations). However, this feature can also be used by the system to expand the timing window by tracking the movement of SYSREF as operating conditions change or to remove system-to-system variation at production test by finding a unique optimal value at nominal conditions for each system.

This section describes proper usage of the SYSREF windowing block. First, apply the device clock and SYSREF to the device. The location of SYSREF relative to the device clock cycle is determined and stored in the SYSREF POS bits of the SYSREF capture position register. Each bit of SYSREF POS represents a potential SYSREF sampling position. If a bit in SYSREF\_POS is set to 1, then the corresponding SYSREF sampling position has a potential setup or hold violation. Upon determining the valid SYSREF sampling positions (the positions of SYSREF POS that are set to 0) the desired sampling position can be chosen by setting SYSREF SEL in clock control register 0 to the value corresponding to that SYSREF POS position. In general, the middle sampling position between two setup and hold instances is chosen. Ideally, SYSREF POS and SYSREF\_SEL are performed at the nominal operating conditions of the system (temperature and supply voltage) to provide maximum margin for operating condition variations. This process can be performed at final test and the optimal SYSREF\_SEL setting can be stored for use at every system power up. Further, SYSREF POS can be used to characterize the skew between CLK± and SYSREF± over operating conditions for a system by sweeping the system temperature and supply voltages. For systems that have large variations in CLK± to SYSREF± skew, this characterization can be used to track the optimal SYSREF sampling position as system operating conditions change. In general, a single value can be found that meets timing over all conditions for well-matched systems, such as those where CLK± and SYSREF± come from a single clocking device.

注

SYSREF\_SEL must be set to 0 when using automatic SYSREF calibration; see the セクション 7.3.4.3.2 section.

The step size between each SYSREF\_POS sampling position can be adjusted using SYSREF\_ZOOM. When SYSREF\_ZOOM is set to 0, the delay steps are coarser. When SYSREF\_ZOOM is set to 1, the delay steps are finer. See the セクション 6.10 table for delay step sizes when SYSREF\_ZOOM is enabled and disabled. In general, SYSREF\_ZOOM is recommended to always be used (SYSREF\_ZOOM = 1) unless a transition region (defined by 1's in SYSREF\_POS) is not observed, which can be the case for low clock rates. Bits 0 and 23 of SYSREF\_POS are always be set to 1 because there is insufficient information to determine if these settings are close to a timing violation, although the actual valid window can extend beyond these sampling positions. The value programmed into SYSREF\_SEL is the decimal number representing the desired bit location in SYSREF\_POS. 表 7-5 lists some example SYSREF\_POS readings and the optimal SYSREF\_SEL settings. Although 24 sampling positions are provided by the SYSREF\_POS status register, SYSREF\_SEL only allows selection of the first 16 sampling positions, corresponding to SYSREF\_POS bits 0 to 15. The additional SYSREF\_POS status bits are intended only to provide additional knowledge of the SYSREF valid window. In general, lower values of SYSREF\_SEL are selected because of delay variation over supply voltage; however, in the fourth example a value of 15 provides additional margin and can be selected instead.

表 7-5. Examples of SYSREF\_POS Readings and SYSREF\_SEL Selections

	SYSREF_POS[23:0]							
0x02E[7:0] (Largest Delay)	0x02D[7:0] <sup>(1)</sup>	0x02C[7:0] <sup>(1)</sup> (Smallest Delay)	OPTIMAL SYSREF_SEL SETTING					
b10000000	b011000 <mark>0</mark> 0	b00011001	8 or 9					
b10011000	b000 <mark>0</mark> 0000	b00110001	12					
b10000000	b01100000	b <mark>0 0</mark> 000001	6 or 7					
b10000000	b <mark>0</mark> 0000011	b000 <mark>0</mark> 0001	4 or 15					
b10001100	b01100011	b0 <mark>0</mark> 011001	6					

<sup>(1)</sup> Red coloration indicates the bits that are selected, as given in the last column of this table.

#### 7.3.4.3.2 Automatic SYSREF Calibration

The ADC12DL3200 has an automatic SYSREF calibration feature to alleviate the often challenging setup and hold times associated with capturing SYSREF for giga-sample data converters. Automatic SYSREF calibration uses the t<sub>AD</sub> adjust feature to shift the device clock to maximize the SYSREF setup and hold times or to align the sampling instance based on the SYSREF rising edge.

The ADC12DL3200 must have a proper device clock applied and be programmed for normal operation before starting the automatic SYSREF calibration. When ready to initiate automatic SYSREF calibration, a continuous SYSREF signal must be applied. SYSREF must be a continuous (periodic) signal when using the automatic SYSREF calibration. Start the calibration process by setting SRC\_EN high in the SYSREF calibration enable register after configuring the automatic SYSREF calibration using the SRC\_CFG register. Upon setting SRC\_EN high, the ADC12DL3200 searches for the optimal  $t_{AD}$  adjust setting until the device clock falling edge is internally aligned to the SYSREF rising edge. SRC\_DONE in the SYSREF calibration status register can be monitored to ensure that the SYSREF calibration has finished. By aligning the device clock falling edge with the SYSREF rising edge, automatic SYSREF calibration maximizes the internal SYSREF setup and hold times relative to the device clock and also sets the sampling instant based on the SYSREF rising edge. After the automatic SYSREF calibration finishes, the rest of the startup procedure can be performed to finish bringing up the system.

For multi-device synchronization, the SYSREF rising edge timing must be matched at all devices and therefore trace lengths must be matched from a common SYSREF source to each ADC12DL3200. Any skew between the SYSREF rising edge at each device results in additional error in the sampling instance between devices, however repeatable deterministic latency from system startup to startup through each device must still be achieved.

 $\boxtimes$  7-3 provides a timing diagram of the SYSREF calibration procedure. The optimized setup and hold times are shown as  $t_{SU(OPT)}$  and  $t_{H(OPT)}$ , respectively. The device clock and SYSREF are referred to as *internal* in this diagram because the phase of the internal signals are aligned within the device and not to the external (applied) phase of the device clock or SYSREF.






図 7-3. SYSREF Calibration Timing Diagram

When finished, the  $t_{AD}$  adjust setting found by the automatic SYSREF calibration can be read from SRC\_TAD in the SYSREF calibration status register. After calibration, the system continues to use the calibrated  $t_{AD}$  adjust setting for operation until the system is powered down. However, if desired, the SYSREF calibration can then be disabled and the  $t_{AD}$  adjust setting can be fine-tuned according to the systems needs. Alternatively, the use of the automatic SYSREF calibration can be done at product test (or periodic recalibration) of the optimal  $t_{AD}$  adjust setting for each system. This value can be stored and written to the TAD register (TAD\_INV, TAD\_COARSE, and TAD\_FINE) upon system startup.

Do not run the SYSREF calibration when the ADC calibration (foreground or background) is running. If background calibration is the desired use case, disable the background calibration when the SYSREF calibration is used, then reenable the background calibration after TAD\_DONE goes high. SYSREF\_SEL in the clock control register 0 must be set to 0 when using SYSREF calibration.

SYSREF calibration searches the TAD\_COARSE delays using both noninverted (TAD\_INV = 0) and inverted clock polarity (TAD\_INV = 1) to minimize the required TAD\_COARSE setting in order to minimize loss on the clock path to reduce aperture jitter ( $t_{A,I}$ ).

### 7.3.5 LVDS Digital Interface

The ADC12DL3200 uses a low-voltage differential signaling (LVDS) interface to output the digital samples. This interface offers simplicity in its implementation compared to serialized interfaces and provides low latency for latency-sensitive applications. The interface uses up to 48 data pairs, four DDR clocks, and four strobe signals arranged in four 12-bit data buses. Strobe signals simplify synchronization across buses and synchronization between multiple devices. The strobe can be generated internally or mirrored from the TMSTP± or SYSREF± inputs. Flexible strobe configurations allow tradeoffs in reliability or number of LVDS pairs and the on-the-fly use of strobe is SPI or pin selectable.

Digital interface scrambling is available to avoid spurious noise generated by the digital interface from leaking into the ADC samples. The receiver must undo the scrambling operation to extract the proper digital samples (see the セクション 7.4.5.5 section) when used. Scrambling is optional.

## 7.3.5.1 Multi-Device Synchronization and Deterministic Latency Using Strobes

The ADC12DL3200 is able to achieve multi-device synchronization through deterministic latency across the LVDS interface. First, SYSREF is issued to all devices as a known timing reference for synchronization. SYSREF resets internal clock dividers and the strobe generation block within the ADC12DL3200. The ADC12DL3200 issues strobe signals across each bus of the interface to provide timing information to the receiver. The receiver uses this timing information to achieve fixed latency and for alignment among multiple ADC12DL3200 devices. The strobe generator block provides internal generation of a repeating strobe signal to reflect the end of a data *frame*. The generated strobe can be sent across the interface using a dedicated LVDS pair (DxSTR±) or as a replacement of the sample LSB with the strobe. Strobe generation can be controlled by the SYNC signal through the SPI or by using the SYNCSE or TMSTP± inputs (see SYNC\_SEL in the LCTRL register). In all modes, the strobe output can be treated as a data pair with the same timing as the data outputs (Dx[11:0]±) that is source-synchronous with the associated data clock (DxCLK±).

The strobe generator sets the last unit interval (UI) of a frame high to signal the end of a frame. Frame length is programmable through the LFRAME register. The SYSREF input marks the start of a frame and, if run periodically, then the SYSREF period must be an integer number of frames long.

#### 7.3.5.1.1 Dedicated Strobe Pins

Dedicated strobe pins are recommended for applications with robust requirements. Each LVDS bus has a dedicated strobe (DxSTR±), up to four total, which is source synchronous to its associated data clock (DxCLK±). The strobe can run continuously or can be enabled and disabled as needed. When enabled, this mode allows the data bus to still send all 12 bits of the digital samples for highest performance. The tradeoff is that more pins are needed, two per LVDS bus, for up to eight total pins when operating in DMUX-by-2 mode. 表 7-6 describes the strobe output. The SYNC signal is not required to output the dedicated strobe signal.



## 表 7-6. Strobe Output for Dedicated Strobe Pins

FRAME SAMPLE	1 FRAME (LFRAME = 0x08)							
NUMBER (UI)	0	1	2	3	4	5	6	7
Dx[11:0]	S0[11:0]	S1[11:0]	S2[11:0]	S3[11:0]	S4[11:0]	S5[11:0]	S6[11:0]	S7[11:0]
DxSTR	0	0	0	0	0	0	0	1

#### 7.3.5.1.2 Reduced Width Interface With Dedicated Strobe Pins

In four LVDS output modes (see 表 7-11), the data clock (DxCLK±) and strobe (DxSTR±) for LVDS buses C and D can be disabled to reduce the total number of LVDS pins by eight. In this mode, the LVDS bus A data clock (DACLK±) and strobe (DASTR±) can be used with the data from bus C and the same signals for bus B can be used for LVDS bus D. The tradeoff is that digital interface timing may become more difficult. See the セクション 7.4.5.3 and セクション 7.4.5.4 sections.

#### 7.3.5.1.3 LSB Replacement With a Strobe

The strobe signals can also be output over the LSB of the digital sample for each LVDS bus. During transmission of the strobe the LSB of the sample is replaced by the strobe signal and, therefore, the digital sample is only 11 bits wide resulting in a small loss in ENOB. When the strobe is disabled, all 12 bits of the digital sample are sent across the interface for full performance. The strobe can be enabled periodically, allowing a tradeoff in ENOB and robustness and reducing the interface width. Enable this mode by setting SYNC\_PAT in the PAT\_SEL register to 0x2. Transmission of the strobe is controlled by the source selected by SYNC\_SEL in the LCTRL register. The SYNCSE pin controls transmission of the strobe by default. 表 7-7 describes the strobe output when the LSB is replaced with the strobe signal data when SYNC is asserted. 表 7-8 describes the strobe output when the active pattern is used (SYNC de-asserted).

表 7-7. Sync Pattern Output for LSB Replacement With Strobe (SYNC Asserted)

FRAME SAMPLE		1 FRAME (LFRAME = 0x08)						
NUMBER (UI)	0	1	2	3	4	5	6	7
Dx[11:1]	S0[11:1]	S1[11:1]	S2[11:1]	S3[11:1]	S4[11:1]	S5[11:1]	S6[11:1]	S7[11:1]
Dx0 (LSB)	0	0	0	0	0	0	0	1

表 7-8. Active Pattern Output for LSB Replacement With Strobe (SYNC De-Asserted)

FRAME SAMPLE	1 FRAME (LFRAME = 0x08)							
NUMBER (UI)	0	1	2	3	4	5	6	7
Dx[11:1]	S0[11:1]	S1[11:1]	S2[11:1]	S3[11:1]	S4[11:1]	S5[11:1]	S6[11:1]	S7[11:1]
Dx0 (LSB)	S0[0]	S1[0]	S2[0]	S3[0]	S4[0]	S5[0]	S6[0]	S7[0]

#### 7.3.5.1.4 Strobe Over All Data Pairs

The strobe signal can also be output over all LVDS lanes. During transmission of the strobe, the entire sample is replaced by the strobe signal and therefore the sampled data are lost. When the strobe is disabled, all 12 bits of the digital sample are sent across the interface for full performance. The strobe can be enabled periodically to ensure synchronization is maintained only if loss of digital samples is allowed by the application. Enable this mode by setting SYNC\_PAT in the PAT\_SEL register to 0x3. Transmission of the strobe pattern is controlled by the source selected by SYNC\_SEL in the LCTRL register. The SYNCSE pin controls transmission of the strobe pattern by default. 表 7-9 describes the strobe output when the strobe signal is output over all data pairs when SYNC is asserted. 表 7-10 describes the strobe output when the active pattern is used (SYNC de-asserted).

表 7-9. Sync Pattern Output for Strobe Over All Data Pairs ( SYNC Asserted)

FRAME SAMPLE	1 FRAME (LFRAME = 0x08)							
NUMBER (UI)	0	1	2	3	4	5	6	7
Dx[11:0]	0x000	0x000	0x000	0x000	0x000	0x000	0x000	0xFFF
DxSTR (if enabled)	0	0	0	0	0	0	0	1

Product Folder Links: ADC12DL3200

# 表 7-10. Active Pattern Output for Strobe Over All Data Pairs (SYNC De-Asserted)

FRAME SAMPLE		1 FRAME (LFRAME = 0x08)							
NUMBER (UI)	0	1	2	3	4	5	6	7	
Dx[11:0]	S0[11:0]	S1[11:0]	S2[11:0]	S3[11:0]	S4[11:0]	S5[11:0]	S6[11:0]	S7[11:0]	
DxSTR (if enabled)	0	0	0	0	0	0	0	1	

### 7.3.6 Alarm Monitoring

Built-in alarms are available to monitor internal events. Two types of alarms and upsets are detected by this feature:

- 1. SYSREF caused internal clocks to be realigned
- 2. An upset that affects the internal clocks

When an alarm occurs, a bit for each specific alarm is set in ALM\_STATUS. Each alarm bit remains set until the host system writes a 1 to clear it. If the alarm type is not masked (see the ALM\_MASK register), then the alarm is also indicated by the ALARM register. The CALSTAT output pin can be configured as an alarm output that goes high when an alarm occurs. See CAL STATUS SEL in the CAL PIN CFG register.

## 7.3.6.1 Clock Upset Detection

The CLK\_ALM register bit indicates if the internal clocks may have been upset. The clocks in channel A are continuously compared to channel B. If these clocks differ for even one DEVCLK / 2 cycle, the CLK\_ALM register bit is set and remains set until cleared by the host system by writing a 1. For the CLK\_ALM register bit to function properly, follow this usage model:

- 1. Program LVDS EN = 0
- 2. Ensure the device is configured to use both channels (PD\_ACH = 0, PD\_BCH = 0)
- 3. Program LVDS EN = 1
- 4. Write CLK ALM = 1 to clear CLK ALM
- 5. Monitor the CLK\_ALM status bit or the CALSTAT output pin if CAL\_STATUS\_SEL is properly configured
- 6. When exiting global power-down (via MODE in the DEVICE\_CONFIG register or via the PD pin), the CLK ALM status bit can be set and must be cleared by writing a 1 to CLK ALM

#### 7.3.7 Temperature Monitoring Diode

A built-in thermal monitoring diode is available on the TDIODE+ and TDIODE- pins. This diode facilitates temperature monitoring and characterization of the device in higher ambient temperature environments. Although the on-chip diode is not highly characterized, the diode can be used effectively by performing a baseline measurement (offset) at a known ambient or board temperature and creating a linear equation with the diode voltage slope provided in the tolerate 6.5 table. Perform offset measurement with the device unpowered or with the PD pin asserted to minimize device self-heating. Recommended monitoring devices include the LM95233 device and similar remote-diode temperature monitoring products from Texas Instruments.

## 7.3.8 Analog Reference Voltage

The reference voltage for the ADC12DL3200 is derived from an internal band-gap reference. A buffered version of the reference voltage is available at the BG pin for convenience. This output has an output-current capability of  $\pm 100~\mu A$ . The BG output must be buffered if more current is required. No provision exists for the use of an external reference voltage, but the full-scale input voltage can be adjusted through the full-scale-range register settings. In unique cases, the VA11 supply voltage can act as the reference voltage by setting BG\_BYPASS (see the internal reference bypass register).

Product Folder Links: ADC12DL3200



### 7.4 Device Functional Modes

The ADC12DL3200 can be configured to operate in a number of functional modes. These modes are described in this section.

### 7.4.1 Dual-Channel Mode (Non-DES Mode)

The ADC12DL3200 can be used as a dual-channel ADC where the sampling rate is equal to the clock frequency ( $f_S = f_{CLK}$ ) provided at the CLK+ and CLK- pins. The two inputs, AIN± and BIN±, serve as the respective inputs for each channel in this mode. This mode is chosen simply by setting DES\_EN to 0. The analog inputs can be swapped by setting DUAL\_INPUT (see the input mux control register).

#### 7.4.2 Internal Dither Modes

Dither can be disabled by setting ADC\_DITH\_EN to 0 in the ADC\_DITH register, which can result in a slight improvement in SNR. The amount of dither can be increased by setting ADC\_DITH\_AMP to 1. The increased dither can result in further spurious improvements, but can also result in a reduction in SNR. Certain dither values, caused by device-to-device variations, can result in rounding errors that can either reduce SNR or reduce fixed spur performance (DC,  $f_{\rm S}$  / 4, and  $f_{\rm S}$  / 2 spurs). The choice of tradeoff can be made by setting ADC\_DITH\_ERR to 0 to degrade SNR and 1 to degrade the DC,  $f_{\rm S}$  / 4 (single-channel mode only), and  $f_{\rm S}$  / 2 spurs.

## 7.4.3 Single-Channel Mode (DES Mode)

The ADC12DL3200 can also be used as a single-channel ADC where the sampling rate is equal to two times the clock frequency ( $f_S = 2 \times f_{CLK}$ ) provided at the CLK+ and CLK- pins. This mode effectively interleaves the two ADC channels together to form a single-channel ADC at twice the sampling rate. This mode is chosen simply by setting DES\_EN to 1. Either analog input, INA± or INB±, can serve as the input to the ADC. ADC trim settings are automatically adjusted based on the chosen input. The analog input can be selected using SINGLE\_INPUT (see the input mux control register).

#### 7.4.4 LVDS Output Driver Modes

The LVDS output drivers can be configured for various swings, terminations and output common-mode levels to meet the needs of different receivers. The swing can be adjusted between high swing (default) and low swing mode to save power by setting LVDS\_SWING to 0x1. Further power savings can be gained by choosing the high-Z termination mode by setting LVDS\_SWING to 0x3. Only use high-Z termination mode with short transmission lines and for receivers with high-Z termination. The common-mode voltage is adjusted by adjusting the VLVDS supply voltage. The output common-mode voltage roughly tracks the VLVDS supply voltage by  $V_{\rm OCM} = V_{\rm LVDS} - 0.6 \ V$ .

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 7.4.5 LVDS Output Modes

The LVDS output buses can be configured to demux the output data from each ADC channel by one or two by setting the LDEMUX parameter. When a demux-by-2 option is selected (LDEMUX = 1), the number of output strobes and data clocks can be reduced by using LCS\_EN. The two channels of the ADC12DL3200 can be interleaved together to achieve double the sample rate (that is, single-channel mode) by setting DES\_EN to 1.  $\pm$  7-11 lists the available interface and configuration modes. When the LSB replacement with strobe option is used (SYNC\_PAT = 0x2), the strobe column of  $\pm$  7-11 can be ignored and replaced with 0 because all dedicated strobe outputs can be disabled.

	及 7-11. LVD3 Output Modes								
	USER-PROGRAMMED VALUES			DATA	DATA		ALLOWED fs	ALLOWED f <sub>CLK</sub>	TIMING
LVDS OUTPUT MODE	DES_EN	LDEMUX	LALIGNED	PAIRS	CLOCKS	STROBES	RANGE (MSPS)	RANGE (MHz)	DIAGRAM
Single channel, 2 LVDS buses, staggered data	1	0	0	24	2	2	1600–3200	800–1600	図 6-4
Single channel, 2 LVDS buses, aligned data	1	0	1	24	2	2	1600–3200	800–1600	図 6-5
Single channel, 4 LVDS buses, staggered data	1	1	0	48	4	4	1600–6400	800–3200	図 6-6
Single channel, 4 LVDS buses, aligned data	1	1	1	48	4	4	1600–6400	800–3200	図 6-7
Dual channel, 2 LVDS buses	0	0	0 or 1	24	2	2	800–1600	800–1600	図 6-1
Dual channel, 4 LVDS buses, staggered data	0	1	0	48	4	4	800–3200	800–3200	図 6-2
Dual channel, 4 LVDS buses, aligned data	0	1	1	48	4	4	800–3200	800–3200	図 6-3

表 7-11. LVDS Output Modes

### 7.4.5.1 Staggered Output Mode

Setting LALIGNED to 0 results in the LVDS output buses being staggered in time. Staggering the output buses causes an LVDS output switching event to occur at each sampling instance and may result in better spurious performance than what is described in the セクション 7.4.5.2 section. 表 7-11 provides links to the timing diagrams for staggered output mode.

### 7.4.5.2 Aligned Output Mode

Setting LALIGNED to 1 results in the LVDS outputs buses being aligned in time, meaning that all buses switch at the same time. The switching instance is a sub-harmonic of the sampling clock and may result in additional spurs in the output spectrum as compared to the  $\frac{1}{2}$  7.4.5.1 section.  $\frac{1}{2}$  7-11 provides links to the timing diagrams for aligned output mode.

## 7.4.5.3 Reducing the Number of Strobes

One strobe is provided for each LVDS bus; however, the number of output strobes can either be reduced or the strobes can be disabled altogether. Typical use cases for reduced strobes include sharing a single strobe among multiple buses or implementing a receiver that does not have a FIFO that needs to be synchronized by the strobes. STBx EN in the LCS EN register can be used to disable any unused strobe outputs.

#### 7.4.5.4 Reducing the Number of Data Clocks

One data clock is provided for each LVDS bus; however, the number of data clocks used in the system can be reduced. The number of data clocks can be reduced if a data clock is shared among multiple buses, which can be applicable at lower data rates. DCLKx\_EN in the LCS\_EN register can be used to disable any unused data clock outputs.

### 7.4.5.5 Scrambling

The LVDS outputs can be scrambled in order to reduce spectral peaks in the output data, especially for repeating patterns. Spectral peaks can couple back to the ADC analog input and result in degraded noise or spurious performance in the ADC output data. Enable scrambling by setting SCR in the LCTRL register. The



表 7-12. Scrambling and Descrambling Operations (12-Bit Mode, LWIDTH = 0x0)

SCRAMBLER	DESCRAMBLER				
y[11] = d[11] ⊕ d[1] ⊕ d[0]	d[11] = y[11] ⊕ y[0]				
y[10] = d[10] ⊕ d[1] ⊕ d[0]	d[10] = y[10] $\oplus$ y[0]				
y[9] = d[9] ⊕ d[1] ⊕ d[0]	d[9] = y[9] $\oplus$ y[0]				
$y[8] = d[8] \oplus d[1] \oplus d[0]$	d[8] = y[8] $\oplus$ y[0]				
$y[7] = d[7] \oplus d[1] \oplus d[0]$	$d[7] = y[7] \oplus y[0]$				
y[6] = d[6] ⊕ d[1] ⊕ d[0]	d[6] = y[6] $\oplus$ y[0]				
y[5] = d[5] ⊕ d[1] ⊕ d[0]	d[5] = y[5] ⊕ y[0]				
$y[4] = d[4] \oplus d[1] \oplus d[0]$	$d[4] = y[4] \oplus y[0]$				
y[3] = d[3] ⊕ d[1] ⊕ d[0]	d[3] = y[3] ⊕ y[0]				
$y[2] = d[2] \oplus d[1] \oplus d[0]$	$d[2] = y[2] \oplus y[0]$				
y[1] = d[1]	d[1] = y[1]				
$y[0] = d[0] \oplus d[1]$	d[0] = y[0] $\oplus$ y[1]				
strobe_y = strobe $\oplus$ d[1] $\oplus$ d[0]	strobe = strobe_y ⊕ y[0]				

表 7-13. Scrambling and Descrambling Operations (11-Bit Mode, LWIDTH = 0x1)

SCRAMBLER	DESCRAMBLER
y[11] = d[11] ⊕ d[2] ⊕ d[1]	d[11] = y[11] ⊕ y[1]
y[10] = d[10] ⊕ d[2] ⊕ d[1]	d[10] = y[10] ⊕ y[1]
y[9] = d[9] ⊕ d[2] ⊕ d[1]	d[9] = y[9] ⊕ y[1]
y[8] = d[8] ⊕ d[2] ⊕ d[1]	d[8] = y[8] ⊕ y[1]
y[7] = d[7] ⊕ d[2] ⊕ d[1]	d[7] = y[7] ⊕ y[1]
y[6] = d[6] ⊕ d[2] ⊕ d[1]	d[6] = y[6] ⊕ y[1]
y[5] = d[5] ⊕ d[2] ⊕ d[1]	d[5] = y[5] ⊕ y[1]
y[4] = d[4] ⊕ d[2] ⊕ d[1]	d[4] = y[4] ⊕ y[1]
y[3] = d[3] ⊕ d[2] ⊕ d[1]	d[3] = y[3] ⊕ y[1]
y[2] = d[2]	d[2] = y[2]
y[1] = d[2] ⊕ d[1]	d[1] = y[2] ⊕ y[1]
$y[0] = d[2] \oplus d[1] \oplus d[0]^{(1)}$	$d[0] = y[1] \oplus y[0]^{(1)}$
strobe_y = strobe $\oplus$ d[1] $\oplus$ d[0]	strobe = strobe_y ⊕ y[1]

(1) Only used if LSB\_SEL in the LSB\_SEL register is set to 0 and TIME\_STAMP\_EN is set to 1.

## 表 7-14. Scrambling and Descrambling Operations (10-Bit Mode, LWIDTH = 0x2)

SCRAMBLER	DESCRAMBLER
y[11] = d[11] ⊕ d[3] ⊕ d[2]	d[11] = y[11] ⊕ y[2]
y[10] = d[10] ⊕ d[3] ⊕ d[2]	d[10] = y[10] $\oplus$ y[2]
y[9] = d[9] ⊕ d[3] ⊕ d[2]	d[9] = y[9] ⊕ y[2]
$y[8] = d[8] \oplus d[3] \oplus d[2]$	d[8] = y[8] ⊕ y[2]

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

	表	7-14.	Scrambling and	Descrambling	<b>Operations</b>	(10-Bit Mode,	LWIDTH =	0x2) (continued)
--	---	-------	----------------	--------------	-------------------	---------------	----------	------------------

SCRAMBLER	DESCRAMBLER
$y[7] = d[7] \oplus d[3] \oplus d[2]$	d[7] = y[7] ⊕ y[2]
y[6] = d[6] ⊕ d[3] ⊕ d[2]	d[6] = y[6] ⊕ y[2]
y[5] = d[5] ⊕ d[3] ⊕ d[2]	d[5] = y[5] ⊕ y[2]
y[4] = d[4] ⊕ d[3] ⊕ d[2]	d[4] = y[4] ⊕ y[2]
y[3] = d[3]	d[3] = y[3]
y[2] = d[2] ⊕ d[3]	d[2] = y[2] $\oplus$ y[3]
y[1] = 0 (not used)	d[1] = 0 (not used)
$y[0] = d[0] \oplus d[3] \oplus d[2]^{(1)}$	$d[0] = y[0] \oplus y[2]^{(1)}$
strobe_y = strobe $\oplus$ d[3] $\oplus$ d[2]	strobe = strobe_y ⊕ y[2]

<sup>(1)</sup> Only used if LSB\_SEL in the LSB\_SEL register is set to 0 and TIME\_STAMP\_EN is set to 1.

### 表 7-15. Scrambling and Descrambling Operations (8-Bit Mode, LWIDTH = 0x3)

DESCRAMPLED
DESCRAMBLER
$d[11] = y[11] \oplus y[4]$
d[10] = y[10] ⊕ y[4]
d[9] = y[9] ⊕ y[4]
d[8] = y[8] ⊕ y[4]
d[7] = y[7] ⊕ y[4]
d[6] = y[6] ⊕ y[4]
d[5] = y[5]
d[4] = y[4] ⊕ y[5]
d[3] = 0 (not used)
d[2] = 0 (not used)
d[1] = 0 (not used)
$d[0] = y[0] \oplus y[4]^{(1)}$
strobe = strobe_y ⊕ y[4]

<sup>(1)</sup> Only used if LSB\_SEL in the LSB\_SEL register is set to 0 and TIME\_STAMP\_EN is set to 1.

## 7.4.5.6 Digital Interface Test Patterns and LVSD SYNC Functionality

A number of device test patterns are available. These modes insert known patterns into the device data path for assistance with system debug, development, or characterization. The test patterns can also be used during system power-up to synchronize the digital interface logic in the receiving device. Two patterns are available at any time, and are referred to as the active pattern and the sychronization pattern. Toggling between the two patterns is controlled by the source selected by SYNC\_SEL in the LCTRL register. Selecting the active pattern or synchronization pattern is controlled by the SYNCSE pin by default. The pattern always changes state on a frame boundary (falling edge of the strobe).

### 7.4.5.6.1 Active Pattern

The active pattern is chosen by setting ACT\_PAT in the PAT\_SEL register. The available active patterns are given below:

- Digitized samples from the ADC (normal operation)
- All LVDS lanes output the user-defined pattern (see the セクション 7.4.5.6.3 section)

## 7.4.5.6.2 Synchronization Pattern

The synchronization pattern is chosen by setting SYNC\_PAT in the PAT\_SEL register. The available synchronization patterns are given below:

Product Folder Links: ADC12DL3200

• All LVDS lanes transmit the user-defined pattern (see the セクション 7.4.5.6.3 section)



- Frame strobe is transmitted on the LSB of the digital samples of each active LVDS bus. The digitized samples (ADC output data) are still output on the other LVDS lanes.
- Frame strobe is transmitted on all active LVDS data lanes.

#### 7.4.5.6.3 User-Defined Test Pattern

A user-defined test pattern mode allows the user to define a pattern to meet various system needs. Example patterns included strobe patterns to look for inter-symbol interference issues, single-bit patterns to verify TX to RX lane connections, and multi-bit patterns to verify time alignment. The pattern is up to eight samples long and is programmed using the UPAT0 through UPAT7 registers. The user pattern repeats at the beginning of each frame. If the frame length is less than eight samples than the user pattern is truncated. If the frame length is greater than eight samples then the user pattern repeats until the end of the frame.

Additionally, there are controls to invert specific bits of the user-defined pattern for each of the LVDS buses in order to allow a unique pattern on each bus. UPAT\_INV\_x (x = A, B, C, or D) in the UPAT\_CTRL register, as shown in  $\frac{1}{2}$  7-16, inverts the specified bit in each LVDS bus when set to 1. The inversion is independent of the other buses.

LVDS BUS AFFECTED LVDS BUS BIT INVERTED REGISTER CONTROL **BUS INVERSION MASK** R UPAT\_INV\_A Α 0001 0000 0000 UPAT INV B В 9 0010 0000 0000 UPAT\_INV\_C С 0100 0000 0000 10 UPAT INV D D 11 1000 0000 0000

表 7-16. UPAT\_INV\_x Control Definition

A predefined pattern can also be selected by setting LANE\_PAT in the UPAT\_CTRL register to 1. LANE\_PAT automatically overrides the programmed user pattern. LANE\_PAT is a fixed eight sample sequence output on each LVDS bus. The pattern is 0x000, 0xFFF, 0x000, 0x000, 0xFFF, 0xFFF, and 0xFFF. The repetition rules regarding frame length defined for the user pattern apply to the lane pattern as well.

### 7.4.6 Power-Down Modes

The PD input pin allows ADC12DL3200 devices to be entirely powered down. Power-down can also be controlled by MODE (see the device configuration register). The LVDS data output drivers are disabled when PD is high. When the device returns to normal operation, the LVDS interface must be re-established, which results in the ADC data pipeline containing meaningless information so the system must wait a sufficient time for the data to be flushed.

### 7.4.7 Calibration Modes and Trimming

The ADC12DL3200 has two calibration modes available: foreground calibration and background calibration. When foreground calibration is initiated the ADCs are automatically taken offline and the output data become mid-code (0x000 in 2's complement) while a calibration is occurring. Background calibration allows the ADC to continue normal operation while the ADC cores are calibrated in the background by swapping in a different ADC core to take its place. Additional offset calibration features are available in both foreground and background calibration modes. Further, a number of ADC parameters can be trimmed to optimize performance in a user system.

The ADC12DL3200 consists of a total of six sub-ADCs, each referred to as a *bank*, with two banks forming an ADC core. The banks sample out-of-phase so that each ADC core is two-way interleaved. The six banks form three ADC cores, referred to as ADC A, ADC B, and ADC C. In foreground calibration mode, ADC A samples INA± and ADC B samples INB± in dual-channel mode and both ADC A and ADC B sample INA± (or INB±) in single-channel mode. In the background calibration modes, the third ADC core, ADC C, is swapped in periodically for ADC A and ADC B so that they can be calibrated without disrupting operation.

Product Folder Links: ADC12DL3200

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

図 7-4 shows a diagram of the calibration system including labeling of the banks that make up each ADC core. When calibration is performed the linearity, gain, and offset voltage for each bank are calibrated to an internally generated calibration signal. The analog inputs can be driven during calibration, both foreground and background, except that when offset calibration (see CAL\_OS and CAL\_BGOS in the CAL\_CFG0 register) is used there must be no signals (or aliased signals) near DC for proper estimation of the offset (see the セクション 7.4.8 section).




図 7-4. ADC12DL3200 Calibration System Block Diagram

In addition to calibration, a number of ADC parameters are user-controllable to provide trimming for optimal performance. These parameters include input offset voltage, ADC gain, interleaving timing, and input termination resistance. The default trim values are programmed at the factory to unique values for each device that are determined to be optimal at the test system operating conditions. The factory-programmed values can be read from the trim registers and adjusted as desired. The register fields that control the trimming are labeled according to the input that is being sampled (INA± or INB±), the bank that is being trimmed, or the ADC core that is being trimmed. Trim values are not expected to change as operating conditions change, however optimal performance can be obtained by doing so. Any custom trimming must be done on a per device basis because of process variations, meaning that there is no global optimal setting for all parts. See the \$\frac{\pi/\gamma\gamma}{2}\frac{7.4.9}{2}\$ section for information about the available trim parameters and associated registers.

## 7.4.7.1 Foreground Calibration Mode

Foreground calibration requires the ADC to stop converting the analog input signals during the procedure. Foreground calibration always runs on power-up and a sufficient period of time must elapse before programming the device to ensure that the calibration is finished. Foreground calibration can be initiated by triggering the calibration engine. The trigger source can be either the CAL\_TRIG pin or CAL\_SOFT\_TRIG (see the calibration software trigger register) and is chosen by setting CAL\_TRIG\_EN (see the calibration pin configuration register).

### 7.4.7.2 Background Calibration Mode

Background calibration mode allows the ADC to continuously operate, with no interruption of data. This continuous operation is accomplished by activating an extra ADC core that is calibrated and then takes over operation for one of the other previously active ADC cores. When that ADC core is taken off-line, that ADC is calibrated and can in turn take over to allow the next ADC to be calibrated. This process operates continuously, ensuring the ADC cores always provide the optimum performance regardless of system operating condition changes. Because of the additional active ADC core, background calibration mode has increased power consumption in comparison to foreground calibration mode. The low-power background calibration (LPBG) mode discussed in the total active ADC core, background calibration in comparison with the standard background calibration mode. Background calibration can be enabled by setting CAL\_BG (see the calibration configuration 0 register). CAL\_TRIG\_EN must be set to 0 and CAL\_SOFT\_TRIG must be set to 1.

Great care has been taken to minimize effects on converted data while the core switching process occurs; however, small brief glitches can still occur on the converter data when the cores are swapped.

### 7.4.7.3 Low-Power Background Calibration (LPBG) Mode

Low-power background calibration (LPBG) mode reduces the power-overhead of enabling additional ADC cores. Off-line cores are powered down until ready to be calibrated and put on-line. Set LP\_EN = 1 to enable the low-power background calibration feature. LP\_SLEEP\_DLY is used to adjust the amount of time an ADC sleeps before waking up for calibration (if LP\_EN = 1 and LP\_TRIG = 0). LP\_WAKE\_DLY sets how long the core is allowed to stabilize before calibration and being put on-line. LP\_TRIG is used to select between an automatic switching process or one that is controlled by the user via CAL\_SOFT\_TRIG or CAL\_TRIG. In this mode there is an increase in power consumption during the ADC core calibration. The power consumption roughly alternates between the power consumption in foreground calibration when the spare ADC core is sleeping to the power consumption in background calibration when the spare ADC is being calibrated. Design the power-supply network to handle the transient power requirements for this mode.

#### 7.4.8 Offset Calibration

Foreground calibration and background calibration modes inherently calibrate the offsets of the ADC cores; however, the input buffers sit outside of the calibration loop and therefore their offsets are not calibrated by the standard calibration process. In both dual-channel mode and single-channel mode, uncalibrated input buffer offsets result in a shift in the mid-code output (DC offset) with no input. Further, in single-channel mode uncalibrated input buffer offsets can result in a fixed spur at  $f_{\rm S}$  / 2. A separate calibration is provided to correct the input buffer offsets.

There must be no signals at or near DC or aliased signals that fall at or near DC in order to properly calibration the offsets, requiring the system to ensure this condition during normal operation or have the ability to mute the input signal during calibration. Foreground offset calibration is enabled via CAL\_OS and only performs the calibration one time as part of the foreground calibration procedure. Background offset calibration is enabled via CAL\_BGOS and continues to correct the offset as part of the background calibration routine to account for operating condition changes. When CAL\_BGOS is set, the system must ensure that there are no DC or near DC signals or aliased signals that fall at or near DC during normal operation. Offset calibration can be performed as a foreground operation when using background calibration by setting CAL\_OS to 1 before setting CAL\_EN, but does not correct for variations as operating conditions change.

The offset calibration correction uses the input offset voltage trim registers (see the total 2.4.9 section) to correct the offset and therefore must not be written by the user when offset calibration is used. The calibrated values can be read by reading the OADJ\_x\_FG0\_VINy and OADJ\_x\_FG90\_VINy registers, where x is the ADC core (A or B) and y is the input (INA± or INB±), after calibration is completed. Only read the values when FG\_DONE is read as 1 when using foreground offset calibration (CAL\_OS = 1) and do not read the values when using background offset calibration (CAL\_BGOS = 1).

Product Folder Links: ADC12DL3200



## 7.4.9 Trimming

表 7-17 lists the parameters that can be trimmed and the associated registers. Manual trimming is only allowed in foreground calibration mode.

表 7-17. Trim Register Descriptions

TRIM PARAMETER	TRIM REGISTER	NOTES
Band-gap reference	BG_TRIM	Measurement on the BG output pin.
Input termination resistance	RTRIM_x, where x = A for INA± or B for INB±)	The device must be powered on with a clock applied.
Input offset voltage	OADJ_x_FG0_VINy and OADJ_A_FG90_VINy, where x = ADC core (A or B) and y = A for INA± or B for INB±	A different trim value is allowed for each ADC core (A or B) to allow trimming of the offsets as operating conditions change.  OADJ_A_FG90_VINy is used to trim the offsets of ADC A in single-channel mode.
INA± and INB± gain	GAIN_TRIM_x, where x = A for INA± or B for INB±	Set FS_RANGE_A and FS_RANGE_B to default values before trimming the input. Use FS_RANGE_A and FS_RANGE_B to adjust the full-scale input voltage.
Bank gain trim	GAIN_Bx, where x = 0, 1, 2, or 3	Trims the gain of the individual ADC banks to improve gain matching between ADC cores.
INA± and INB± full-scale input voltage	FS_RANGE_x, where x = A for INA± or B for INB±	Full-scale input voltage adjustment for each input. The default value is effected by GAIN_TRIM_x (x = A or B). Trim GAIN_TRIM_x with FS_RANGE_x set to the default value. FS_RANGE_x can then be used to trim the full-scale input voltage.
Intra-ADC core timing (bank timing)	Bx_TIME_y, where x = bank number (0–5) and y = 0° or –90° clock phase	Trims the timing between the two banks of an ADC core (ADC A or B) for two clock phases, either 0° or –90°. The –90° clock phase is used by ADC A in single-channel mode only.
Inter-ADC core timing (dual-channel mode)	TADJ_A, TADJ_B	The suffix letter (A or B) indicates the ADC core that is being trimmed.
Inter-ADC core timing (single-channel mode)	TADJ_A_FG90, TADJ_B_FG0	The middle letter (A or B) indicates the ADC core that is being trimmed. The suffix of 0 or 90 indicates the clock phase applied to the ADC core. 0 indicates a 0° clock and is sampling in-phase with the clock input (applies to ADC B). 90 indicates a -90° clock and therefore is sampling out-of-phase with the clock input (applies to ADC A).

## 7.5 Programming

### 7.5.1 Using the Serial Interface

The serial interface is accessed using the following four pins: serial clock (SCLK), serial data input (SDI), serial data output (SDO), and serial-interface chip-select ( $\overline{SCS}$ ). Register access is enabled through the  $\overline{SCS}$  pin.

### 7.5.1.1 SCS

This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be followed.

#### 7.5.1.2 SCLK

Serial data input is accepted at the rising edge of this signal. SCLK has no minimum frequency requirement.

## 7.5.1.3 SDI

Each register access requires a specific 24-bit pattern at this input. This pattern consists of a read-and-write (R/W) bit, register address, and register value. The data are shifted in MSB first and multi-byte registers are always in little-endian format (least significant byte stored at the lowest address). Setup and hold times with respect to the SCLK must be followed (see the \*\*\frac{ta}{2} \text{2} \text{2} \text{2} \text{6.9} table).

#### 7.5.1.4 SDO

The SDO signal provides the output data requested by a read command. This output is high impedance during write bus cycles and during the read bit and register address portion of read bus cycles.

#### 7.5.1.5

☑ 7-5 shows that each register access consists of 24 bits. The first bit is high for a read and low for a write.

The next 15 bits are the address of the register that is to be written to. During write operations, the last eight bits are the data written to the addressed register. During read operations, the last eight bits on SDI are ignored, and, during this time, the SDO outputs the data from the addressed register.  $\boxtimes$  7-5 shows the serial protocol details.




図 7-5. Serial Interface Protocol: Single Read/Write Operation



### 7.5.1.6 Streaming Mode

The serial interface supports streaming reads and writes. In this mode, the initial 24 bits of the transaction specifics the access type, register address, and data value as normal. Additional clock cycles of write or read data are immediately transferred, as long as the  $\overline{SCS}$  input is maintained in the asserted (logic low) state. The register address auto increments (default) or decrements for each subsequent 8 bit transfer of the streaming transaction. The ADDR\_ASC bit (register 000h, bits 5 and 2) controls whether the address value ascends (increments) or descends (decrements). Streaming mode can be disabled by setting the ADDR\_HOLD bit in the USR0 register.  $\boxtimes$  7-6 shows the streaming mode transaction details.




図 7-6. Serial Interface Protocol: Streaming Read/Write Operation

#### 7.5.1.7

See the セクション 7.6 section for detailed information regarding the registers.

注

The serial interface must not be accessed during calibration of the ADC. Accessing the serial interface during this time impairs the performance of the device until the device is calibrated correctly. Writing or reading the serial registers also reduces dynamic performance of the ADC for the duration of the register access time.



# 7.6 Register Maps

# 7.6.1 SPI\_REGISTER\_MAP Registers

表 7-18 lists the memory-mapped registers for the SPI\_REGISTER\_MAP. All register offset addresses not listed in 表 7-18 are considered reserved locations and the register contents are not to be modified.

表 7-18. SPI\_REGISTER\_MAP Registers

Address	Acronym	Register Name	Section
0x000	CONFIG_A	Configuration A (Default: 0x30)	Go
0x002	DEVICE_CONFIG	Device Configuration (Default: 0x00)	Go
0x003	CHIP_TYPE	Chip Type (Default: 0x03)	Go
0x004-0x005	CHIP_ID	Chip Identification	Go
0x00C-0x00D	VENDOR_ID	Vendor Identification (Default: 0x0451)	Go
0x010	USR0	User SPI Configuration (Default: 0x00)	Go
0x029	CLK_CTRL0	Clock Control 0 (Default: 0x00)	Go
0x02A	CLK_CTRL1	Clock Control 1 (Default: 0x00)	Go
0x02C-0x02E	SYSREF_POS	SYSREF Capture Position (Read-only status)	Go
0x030-0x031	FS_RANGE_A	Full-Scale Voltage for INA± (Default: 0xA000)	Go
0x032-0x033	FS_RANGE_B	Full-Scale Voltage for INB± (Default: 0xA000)	Go
0x038	BG_BYPASS	Band-Gap Bypass (Default: 0x00)	Go
0x03B	SYNC_CTRL	SYNC_SE/TIMESTAMP Control (Default: 0x00)	Go
0x048	LVDS_SWING	LVDS Swing Mode (Default: 0x00)	Go
0x060	INPUT_MUX	Input Mux Control (Default: 0x01)	Go
0x061	CAL_EN	Calibration Enable (Default: 0x01)	Go
0x062	CAL_CFG0	Calibration Configuration 0 (Default: 0x01)	Go
0x06A	CAL_STATUS	Calibration Status (Default: undefined; read-only)	Go
0x06B	CAL_PIN_CFG	Calibration Pin Configuration (Default: 0x00)	Go
0x06C	CAL_SOFT_TRIG	Calibration Software Trigger (Default: 0x01)	Go
0x06E	CAL_LP	Low-Power Background Calibration (Default: 0x88)	Go
0x070	CAL_DATA_EN	Calibration Data Enable (Default: 0x00)	Go
0x071	CAL_DATA	Calibration Data (Default: undefined)	Go
0x07A	GAIN_TRIM_A	Gain DAC Trim A (Default from fuse ROM)	Go
0x07B	GAIN_TRIM_B	Gain DAC Trim B (Default from fuse ROM)	Go
0x07C	BG_TRIM	Band-Gap Trim (Default from fuse ROM)	Go
0x07E	RTRIM_A	Resistor TRIM for INA± (Default from fuse ROM)	Go
0x07F	RTRIM_B	Resistor TRIM for INB± (Default from fuse ROM)	Go
0x09D	ADC_DITH	ADC Dither register (Default: 0x01)	Go
0x102	B0_TIME_0	Time Adjustment for Bank 0 (0° clock) (Default from fuse ROM)	Go
0x103	B0_TIME_90	Time Adjustment for Bank 0 (–90° clock) (Default from fuse ROM)	Go
0x112	B1_TIME_0	Time Adjustment for Bank 1 (0° clock) (Default from fuse ROM)	Go
0x113	B1_TIME_90	Time Adjustment for Bank 1 (–90° clock) (Default from fuse ROM)	Go
0x142	B4_TIME_0	Time Adjustment for Bank 4 (0° clock) (Default from fuse ROM)	Go
0x152	B5_TIME_0	Time Adjustment for Bank 5 (0° clock) (Default from fuse ROM)	Go
0x160	LSB_CTRL	LSB Control Bit Output (Default: 0x00)	Go
0x161	LSB_SEL	LSB Control Bit Position (Default: 0x00)	Go
0x180-0x181	UPAT0	User-Defined Pattern (Sample 0; default: 0x0000)	Go
0x182-0x183	UPAT1	User-Defined Pattern (Sample 1; default: 0x0FFF; same format as UPAT0)	Go
0x184-0x185	UPAT2	User-Defined Pattern (Sample 2; default: 0x0000; same format as UPAT0)	Go

Product Folder Links: ADC12DL3200



# 表 7-18. SPI\_REGISTER\_MAP Registers (continued)

Address	Acronym	Register Name	Section			
0x186-0x187	UPAT3	User-Defined Pattern (Sample 3; default: 0x0FFF; same format as UPAT0)	Go			
0x188-0x189	UPAT4	User-Defined Pattern (Sample 4; default: 0x0000; same format as UPAT0)	Go			
0x18A-0x18B	UPAT5	User-Defined Pattern (Sample 5; default: 0x0FFF; same format as UPAT0)	Go			
0x18C-0x18D	UPAT6	User-Defined Pattern (Sample 6; default: 0x0000; same format as UPAT0)	Go			
0x18E-0x18F	UPAT7	User-Defined Pattern (Sample 7; default: 0x0FFF; same format as UPAT0)	Go			
0x190	UPAT_CTRL	User-Defined Pattern Control (Default: 0x1E)	Go			
0x200	LVDS_EN	LVDS Subsystem Enable (Default: 0x01)	Go			
0x201	LMODE	LVDS Mode (Default: 0x01)	Go			
0x202	LFRAME	LVDS Frame Length (Default: 0x80; 128 decimal)	Go			
0x203	LSYNC_N	LVDS Manual Sync Request (Default: 0x01)	Go			
0x204	LCTRL	LVDS Control (Default: 0x02)	Go			
0x205	PAT_SEL	LVDS Pattern Control (Default: 0x02)	Go			
0x206	LCS_EN	LVDS Clock and Strobe Enables (Default: 0xFF)	Go			
0x208	LVDS_STATUS	System Status Register	Go			
0x209	PD_CH	ADC Channel Power-Down (Default: 0x00)	Go			
0x211	OVR_T0	Overrange Threshold 0 (Default: 0xF2)	Go			
0x212	OVR_T1	Overrange Threshold 1 (Default: 0xAB)	Go			
0x213	OVR_CFG	Overrange Enable/Hold Off (Default: 0x07)	Go			
0x297	SPIN_ID	Chip Spin Identifier (Default from fuse ROM; read-only)	Go			
0x2B0	SRC_EN	SYSREF Calibration Enable (Default: 0x00)	Go			
0x2B1	SRC_CFG	SYSREF Calibration Configuration (Default: 0x05)	Go			
0x2B2-0x2B4	SRC_STATUS	SYSREF Calibration Status (Default: undefined; read-only)	Go			
0x2B5-0x2B7	TAD	CLK± Timing Adjust (Default: 0x00)	Go			
0x2B8	TAD_RAMP	CLK± Timing Adjust Ramp Control (Default: 0x00)	Go			
0x2C0	ALARM	Alarm Interrupt (Read-only)	Go			
0x2C1	ALM_STATUS	Alarm Status (Default: 0x05; write to clear)	Go			
0x2C2	ALM_MASK	Alarm Mask Register (Default: 0x05)	Go			
0x310	TADJ_A	Timing Adjust for A-ADC, Dual Mode (Default from fuse ROM)	Go			
0x313	TADJ_B	Timing Adjust for B-ADC, Dual Mode (Default from fuse ROM)	Go			
0x314	TADJ_A_FG90_VINA	Timing Adjust for A-ADC, DES, Foreground Calibration, INA± (Default from fuse ROM)	Go			
0x315	TADJ_B_FG0_VINA	Timing Adjust for B-ADC, DES, Foreground Calibration, INA± (Default from fuse ROM)	Go			
0x31A	TADJ_A_FG90_VINB	Timing Adjust for A-ADC, DES, Foreground Calibration, INB± (Default from fuse ROM)	Go			
0x31B	TADJ_B_FG0_VINB	Timing Adjust for B-ADC, DES, Foreground Calibration, INB± (Default from fuse ROM)	Go			
0x344-0x345	OADJ_A_FG0_VINA	Offset Adjustment for A-ADC, Foreground Calibration, 0° Clock, INA± (Default from fuse ROM)	Go			
0x346-0x347	OADJ_A_FG0_VINB	Offset Adjustment for A-ADC, Foreground Calibration, 0° Clock, INB± (Default from fuse ROM)	Go			
0x348-0x349	OADJ_A_FG90_VINA	Offset Adjustment for A-ADC, Foreground Calibration, 90° Clock, INA± (Default from fuse ROM)	Go			
	04D L 4 F000 \/IND	Offset Adjustment for A-ADC, Foreground Calibration, 90° Clock, INB±				
0x34A-0x34B	OADJ_A_FG90_VINB	(Default from fuse ROM)				



# 表 7-18. SPI\_REGISTER\_MAP Registers (continued)

Address	Acronym	Register Name	Section
0x34E-0x34F	OADJ_B_FG0_VINB	Offset Adjustment for B-ADC, Foreground Calibration, INB± (Default from fuse ROM)	Go

Product Folder Links: ADC12DL3200



表 7-18. SPI\_REGISTER\_MAP Registers (continued)

Address	Acronym	Register Name	Section
0x360	GAIN_B0	Fine Gain Adjust for Bank 0 (Default from fuse ROM)	Go
0x361	GAIN_B1	Fine Gain Adjust for Bank 1 (Default from fuse ROM)	Go
0x364	GAIN_B4	Fine Gain Adjust for Bank 4 (Default from fuse ROM)	Go
0x365	GAIN_B5	Fine Gain Adjust for Bank 5 (Default from fuse ROM)	Go

Complex bit access types are encoded to fit into small table cells.  $\frac{1}{2}$  7-19 shows the codes that are used for access types in this section.

表 7-19. SPI\_REGISTER\_MAP Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
Write Type						
W	W	Write				
Reset or Default	Value					
-n		Value after reset or the default value				



### 7.6.1.1 CONFIG\_A Register (Address = 0x000) [reset = 0x30]

CONFIG\_A is shown in 図 7-7 and described in 表 7-20.

Return to Summary Table.

Configuration A register (default: 0x30). This register controls device reset and SPI interface parameters.

## 図 7-7. CONFIG\_A Register

7	6	5	4	3	2	1	0
SOFT_RESET	RESERVED	ASCEND	SDO_ACTIVE		RESE	RVED	
R/W-0x0	R/W-0x0	R/W-0x1	R-0x1		R/W	-0x0	

#### 表 7-20. CONFIG\_A Register Field Descriptions

Bit	Field	Type	Reset	· ·		
DIL	rieid	Туре	Reset	Description		
7	SOFT_RESET	R/W	0x0	Setting this bit causes a full reset of the device and all SPI registers (including CONFIG_A). This bit is self-clearing. After writing this bit, the device may take up to 750 ns to reset. During this time, do not perform any SPI transactions.		
6	RESERVED	R/W	0x0	Reserved		
5	ASCEND	R/W	0x1	0 : Address is decremented during streaming reads or writes 1 : Address is incremented during streaming reads or writes (default)		
4	SDO_ACTIVE	R	0x1	Always returns 1. Always use SDO for SPI reads. No SDIO mode is supported.		
3-0	RESERVED	R/W	0x0	Reserved		

#### 7.6.1.2 DEVICE\_CONFIG Register (Address = 0x002) [reset = 0x00]

DEVICE CONFIG is shown in 図 7-8 and described in 表 7-21.

Return to Summary Table.

Device Configuration register (default: 0x00). This device controls the power-down of the device.

#### ☑ 7-8. DEVICE CONFIG Register



#### 表 7-21. DEVICE\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0x0	Reserved
1-0	MODE	R/W	0x0	0 : Normal operation (default)
				1 : Reserved
				2 : Reserved
				3 : Power-down

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 7.6.1.3 CHIP\_TYPE Register (Address = 0x003) [reset = 0x03]

CHIP\_TYPE is shown in 図 7-9 and described in 表 7-22.

Return to Summary Table.

Chip Type register (default: 0x03). This register returns the chip type.

#### 図 7-9. CHIP\_TYPE Register

7	6	5	4	3	2	1	0
	RESE	RVED			CHIP_	TYPE	
	R/W	/-0x0			R-0	)x3	

#### 表 7-22. CHIP\_TYPE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0x0	Reserved
3-0	CHIP_TYPE	R	0x3	Always returns 0x3, indicating that the device is a high-speed ADC.

### 7.6.1.4 CHIP\_ID Register (Address = 0x004) [reset = 0x0022]

CHIP\_ID is shown in 図 7-10 and described in 表 7-23.

Return to Summary Table.

Chip Identification register (default: 0x0022). This register returns the chip identification number.

#### 図 7-10. CHIP ID Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CHIP_ID														
							R-0x	0022							
							R-0x	:0022							

### 表 7-23. CHIP\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	CHIP_ID	R	0x0022	Returns 0x0022, indicating the device is an ADC12DL3200.


### 7.6.1.5 VENDOR\_ID Register (Address = 0xC) [reset = 0x0451]

VENDOR ID is shown in 図 7-11 and described in 表 7-24.

Return to Summary Table.

Vendor Identification register (default = 0x0451). This register returns the vendor identification number.

#### 図 7-11. VENDOR ID Register



#### 表 7-24. VENDOR\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	VENDOR_ID	R	0x0451	Always returns 0x0451 (vendor ID for Texas Instruments).


### 7.6.1.6 USR0 Register (Address = 0x010) [reset = 0x00]

USR0 is shown in  $\boxtimes$  7-12 and described in  $\textcircled{\pm}$  7-25.

Return to Summary Table.

User SPI Configuration register (default: 0x00). This register enables holding of the current address during streaming SPI transactions.

### 図 7-12. USR0 Register



### 表 7-25. USR0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	ADDR_HOLD	R/W	0x0	Use the ASCEND register to select address ascend or descend mode (default)     Address stays constant throughout streaming operation; useful for reading and writing calibration vector information at the CAL_DATA register

### 7.6.1.7 CLK\_CTRL0 Register (Address = 0x029) [reset = 0x00]

CLK\_CTRL0 is shown in 図 7-13 and described in 表 7-26.

Return to Summary Table.

Clock Control 0 register (default: 0x00). This register is used to control the SYSREF receiver (SYSREF±), processing of the SYSREF signal and the SYSREF windowing zoom and delay settings.

#### 図 7-13. CLK\_CTRL0 Register

7	6	5	4	3	2	1	0
RESERVED	SYSREF_PROC_EN	SYSREF_RECV_EN	SYSREF_ZOOM		SYSRE	F_SEL	
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0		R/W	-0x0	

### 表 7-26. CLK\_CTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	Reserved
6	SYSREF_PROC_EN	R/W	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_RECV_EN must be set before setting SYSREF_PROC_EN.
5	SYSREF_RECV_EN	R/W	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled).
4	SYSREF_ZOOM	R/W	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSERF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the 1000 rounds and 1000 rounds.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 表 7-26. CLK\_CTRL0 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3-0	SYSREF_SEL	R/W	0x0	Set this field to select which SYSREF delay to use. Set this field
				based on the results returned by SYSREF_POS; see the セクション
				7.3.4.3.1 section. These bits must be set to 0 to use SYSREF
				calibration; see the セクション 7.3.4.3.2 section.

### 7.6.1.8 CLK\_CTRL1 Register (Address = 0x02A) [reset = 0x00]

CLK\_CTRL1 is shown in 図 7-14 and described in 表 7-27.

Return to Summary Table.

Clock Control 1 register (default: 0x00). This register allows SYSREF to be used as the timestamp input, allows inversion of the SYSREF signal, and enables the DC-coupled receiver mode for the CLK± and SYSREF± inputs.

# 図 7-14. CLK\_CTRL1 Register

7	6	5	4	3	2	1	0
	RESE	RVED		SYSREF_TIME_STAMP_ EN	DEVCLK_LVPECL_EN	SYSREF_LVPECL_EN	SYSREF_INVERTED
R/W-0x0			R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	

#### 表 7-27. CLK\_CTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0x0	Reserved
3	SYSREF_TIME_STAMP_ EN	R/W	0x0	The SYSREF signal is output on the LSB of the LVDS output samples when SYSREF_TIMESTAMP_EN and TIME_STAMP_EN are both set. This bit allows SYSREF± to be used as the timestamp input.
2	DEVCLK_LVPECL_EN	R/W	0x0	Activate DC-coupled, low-voltage PECL mode for CLK±; see the <i>Pin Functions</i> table.
1	SYSREF_LVPECL_EN	R/W	0x0	Activate DC-coupled, low-voltage PECL mode for SYSREF±; see the Pin Functions table.
0	SYSREF_INVERTED	R/W	0x0	This bit inverts the SYSREF signal used for alignment.

#### 7.6.1.9 SYSREF\_POS Register (Address = 0x02C-0x02E) [reset = Undefined]

SYSREF POS is shown in 図 7-15 and described in 表 7-28.

Return to Summary Table.

SYSREF Capture Position register (read-only status). This register is used by the SYSREF windowing feature to report back the valid SYSREF capture windows; see the セクション 7.3.4.3.1 section.

#### 図 7-15. SYSREF\_POS Register

23	22	21	20	19	18	17	16				
	SYSREF_POS[23:16]										
	R-Undefined										
15	14	13	12	11	10	9	8				
	SYSREF_POS[15:8]										
			R-Und	defined							
7	6	5	4	3	2	1	0				
	SYSREF_POS[7:0]										
			R-Und	defined							
1											

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



表 7-28. SYSREF\_POS Register Field Descriptions

Bit	Field	Туре	Reset	Description
23-0	SYSREF_POS	R/W		Returns a 24-bit status value that indicates the position of the SYSREF edge with respect to CLK±. Use this field to program SYSREF_SEL.




### 7.6.1.10 INA Full-Scale Range Adjust Register (Address = 0x030-0x031) [reset = 0xA000]

FS\_RANGE\_A is shown in 図 7-16 and described in 表 7-29.

Return to Summary Table.

INA± Full-Scale Range Adjust register (default: 0xA000). This register is used to change the full-scale input voltage of the INA± input. Calibration must be performed after changing this register; see the セクション 7.3.1.2 section.

#### 図 7-16. FS\_RANGE\_A Register



#### 表 7-29. FS\_RANGE\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	FS_RANGE_A	R/W	0xA000	These bits enable adjustment of the analog full-scale range for INA±.  0x0000: Settings below 0x2000 result in degraded performance  0x2000: 500 mV <sub>PP</sub> - Recommended minimum setting
				0xA000: 800 mV <sub>PP</sub> (default) 0xFFFF: 1000 mV <sub>PP</sub> - Maximum setting


#### 7.6.1.11 INB Full-Scale Range Adjust Register (Address = 0x032-0x033) [reset = 0xA000]

FS RANGE B is shown in 図 7-17 and described in 表 7-30.

Return to Summary Table.

INB± Full-Scale Range Adjust register (default: 0xA000). This register is used to change the full-scale input voltage of the INB± input. Calibration must be performed after changing this register; see the セクション 7.3.1.2 section.

#### 図 7-17. FS\_RANGE\_B Register



#### 表 7-30. FS\_RANGE\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	FS_RANGE_B	R/W	0xA000	These bits enable adjustment of the analog full-scale range for INB±.
				0x0000: Settings below 0x2000 result in degraded performance
				0x2000: 500 mV <sub>PP</sub> - Recommended minimum setting
				0xA000: 800 mV <sub>PP</sub> (default)
				0xFFFF: 1000 mV <sub>PP</sub> - Maximum setting

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated


### 7.6.1.12 BG\_BYPASS Register (Address = 0x038) [reset = 0x00]

BG\_BYPASS is shown in 図 7-18 and described in 表 7-31.

Return to Summary Table.

Band-Gap Bypass register (default: 0x00). This register can be used to bypass the internal reference and use the VA11 supply voltage instead.

#### 図 7-18. BG\_BYPASS Register



#### 表 7-31. BG\_BYPASS Register Field Descriptions

Bit	Bit Field Type Reset I		Reset	Description
7-1 RESERVED R/W 0x0 Reserved		Reserved		
0	BG_BYPASS	R/W	0x0	When set, VA11 is used as the voltage reference instead of the band-gap voltage.


#### 7.6.1.13 TMSTP\_CTRL Register (Address = 0x03B) [reset = 0x00]

TMSTP\_CTRL is shown in 図 7-19 and described in 表 7-32.

Return to Summary Table.

TMSTP± and Differential SYNC Control register (default: 0x00). This register enables or disables the TMSTP± input and determines the termination scheme for this input.

#### 図 7-19. TMSTP\_CTRL Register



#### 表 7-32. SYNC\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0x0	Reserved
1	TMSTP_LVPECL_EN	R/W	0x0	When set, this bit activates the DC-coupled, low-voltage PECL mode for the differential TMSTP± receiver; see the <i>Pin Functions</i> table.
0	TMSTP_RECV_EN	R/W	0x0	This bit enables the differential TMSTP± receiver.



### 7.6.1.14 LVDS\_SWING Register (Address = 0x048) [reset = 0x00]

LVDS\_SWING is shown in 図 7-20 and described in 表 7-33.

Return to Summary Table.

LVDS Swing Mode register (default: 0x00). This register determines the operating mode of the LVDS output drivers.

#### 図 7-20. LVDS\_SWING Register



#### 表 7-33. LVDS\_SWING Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0x0	Reserved
1-0	LVDS_SWING	R/W	0x0	These bits set the swing mode of the LVDS output buffers:  0 : High-swing mode (HSM) (default)  1 : Low-swing mode (LSM)  2 : Reserved (do not use)  3 : Low-swing mode for use with receivers that have a high-Z load termination (HZM). Only use with short transmission lines to avoid reflections caused by a high-Z receiver.

# 7.6.1.15 INPUT\_MUX Register (Address = 0x060) [reset = 0x01]

INPUT\_MUX is shown in 図 7-21 and described in 表 7-34.

Return to Summary Table.

Input Mux Control register (default: 0x01). This register controls the input used in single-channel mode and the swapping of inputs in dual-channel mode; see the セクション 7.3.1 section.

#### 図 7-21. INPUT\_MUX Register

			_				
7	6	5	4	3	2	1	0
	RESERVED		DUAL_INPUT	RESE	RVED	SINGLE	_INPUT
R/W-0x0		R/W-0x0	R/W-	-0x0	R/W-	0x1	

#### 表 7-34. INPUT\_MUX Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0x0	Reserved
4	DUAL_INPUT	R/W	0x0	This bit selects the input for dual-channel mode (non-DES mode).  Only applies if DES_EN = 0.  0 : Channel A samples INA±, channel B samples INB± (no swap)  (default)  1 : Channel A samples INB±, channel B samples INA± (swap)
3-2	RESERVED	R/W	0x0	Reserved

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 表 7-34. INPUT\_MUX Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1-0	SINGLE_INPUT	R/W	0x1	These bits define which chip input is sampled in single-channel
				mode (DES mode). Only applies if DES_EN = 1.
				0 : Reserved
				1 : INA± is sampled (DESA mode)
				2 : INB± is sampled (DESB mode)
				3 : Reserved



### 7.6.1.16 CAL\_EN Register (Address = 0x61) [reset = 0x01]

CAL\_EN is shown in 図 7-22 and described in 表 7-35.

Return to Summary Table.

Calibration Enable register (default: 0x01). This register is used to enable or disable ADC core calibration.

### 図 7-22. CAL\_EN Register

7	6	5	4	3	2	1	0
	RESERVED						
	R/W-0x0						

### 表 7-35. CAL\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	CAL_EN	R/W	0x1	This bit enables calibration. Set this bit high to run calibration. Set this bit low to hold calibration in reset to program new calibration settings. Clearing CAL_EN also resets the clock dividers that clock the encoders and LVDS interface.  Note 1: Many calibration SPI registers are not synchronized to the internal clock that runs the calibration logic. Changing these registers may corrupt the calibration state machine. Always clear CAL_EN before making any changes to these registers. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings.  Note 2: Always set CAL_EN before setting LVDS_EN.  Note 3: Always clear LVDS_EN before clearing CAL_EN.

# 7.6.1.17 CAL\_CFG0 Register (Address = 0x062) [reset = 0x01]

Return to Summary Table.

Calibration Configuration 0 register (default: 0x01). This register controls offset calibration and sets whether foreground or background calibration is used. Only change this register when CAL EN is 0.

## 図 7-23. CAL\_CFG0 Register

7	6	5	4	3	2	1	0
	RESE	RVED		CAL_BGOS	CAL_OS	CAL_BG	CAL_FG
	R/W-0x0			R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x1

#### 表 7-36. CAL\_CFG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0x0	Reserved
3	CAL_BGOS	R/W	0x0	Disable background offset calibration (default)     Enable background offset calibration (requires CAL_BG to be set).
2	CAL_OS	R/W	0x0	D : Disable foreground offset calibration (default)     : Enable foreground offset calibration (requires CAL_FG to be set)
1	CAL_BG	R/W	0x0	Disable background calibration (default)     Enable background calibration

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 表 7-36. CAL\_CFG0 Register Field Descriptions (continued)

	Bit	Field	Туре	Reset	Description	
ſ	0	CAL_FG	R/W	0x1	0 : Reset calibration values, skip foreground calibration.	
					1 : Reset calibration values, then run foreground calibration (default).	

Product Folder Links: ADC12DL3200

### 7.6.1.18 CAL\_AVG Register (Address = 0x68) [reset = 0x61]

CAL\_AVG is shown in 図 7-24 and described in 表 7-37.

Return to Summary Table.

Calibration Averaging register (default: 0x61). This address determines the amount of averaging used for offset calibration.

図 7-24. CAL\_AVG Register

7	6	5	4	3	2	1	0
RESERVED	)	OS_AVG		RESERVED			
R/W-0x0		R/W-0x6			R-0	)x1	

表 7-37. CAL\_AVG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	Reserved
6-4	OS_AVG	R/W	0x6	Select the amount of averaging used for each measurement of the offset correction search. A larger number corresponds to more averaging.
3-0	RESERVED	R	0x1	Always write 0x1.

### 7.6.1.19 CAL\_STATUS Register (Address = 0x06A) [reset = Undefined]

CAL\_STATUS is shown in 図 7-25 and described in 表 7-38.

Return to Summary Table.

Calibration Status register (default: Undefined) (read-only). This register is used to read out the calibration status information.

図 7-25. CAL\_STATUS Register




表 7-38. CAL\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R	Undefined	Reserved
4-2	CAL_STAT	R	Undefined	Calibration status code
1	CAL_STOPPED	R	Undefined	This bit returns a 1 when background calibration is successfully stopped at the requested phase. This bit returns a 0 when calibration starts operating again. If background calibration is disabled, this bit is set when foreground calibration is completed or skipped.
0	FG_DONE	R	Undefined	This bit is high to indicate that foreground calibration has completed (or was skipped).



### 7.6.1.20 CAL\_PIN\_CFG Register (Address = 0x06B) [reset = 0x00]

CAL\_PIN\_CFG is shown in 図 7-26 and described in 表 7-39.

Return to Summary Table.

Calibration Pin Configuration register (default: 0x00). This register sets the function of the CALSTAT pin and selects whether hardware or software CALTRIG is used.

### 図 7-26. CAL\_PIN\_CFG Register

7	6	5	4	3	2	1	0
	RESERVED	CAL_STAT	TUS_SEL	CAL_TRIG_EN			
R/W-0x0					R/W-	0x0	R/W-0x0

### 表 7-39. CAL\_PIN\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	0x0	Reserved
2-1	CAL_STATUS_SEL	R/W	0x0	CALSTAT output pin matches FG_DONE     CALSTAT output pin matches CAL_STOPPED     CALSTAT output pin matches ALARM     CALSTAT output is always low
0	CAL_TRIG_EN	R/W	0x0	This bit selects the hardware or software trigger source.  0: Use the CAL_SOFT_TRIG register for the calibration trigger. The CALTRIG input is disabled (ignored).  1: Use the CALTRIG input for the calibration trigger. The CAL_SOFT_TRIG register is ignored.


#### 7.6.1.21 CAL\_SOFT\_TRIG Register (Address = 0x06C) [reset = 0x01]

CAL\_SOFT\_TRIG is shown in 図 7-27 and described in 表 7-40.

Return to Summary Table.

Calibration Software Trigger register (default: 0x01). This register is used as the software CALTRIG.

### 図 7-27. CAL\_SOFT\_TRIG Register



# 表 7-40. CAL\_SOFT\_TRIG Register Field Descriptions

_					
	Bit	Field	Туре	Reset	Description
	7-1	RESERVED	R/W	0x0	Reserved
	0	CAL_SOFT_TRIG	R/W		CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN = 0 to use CAL_SOFT_TRIG for the calibration trigger.  Note: If no calibration trigger is needed, leave CAL_TRIG_EN = 0
					and CAL_SOFT_TRIG = 1 (trigger set high).



### 7.6.1.22 Low-Power Background Calibration Register (Address = 0x6E) [reset = 0x88]

CAL\_LP is shown in 図 7-28 and described in 表 7-41.

Return to Summary Table.

Low-Power Background Calibration register (default: 0x88). This register enables low-power background calibration and sets the parameters for low-power background calibration.

### 図 7-28. CAL\_LP Register

7	6	5	4	3	2	1	0
	LP_SLEEP_DLY			KE_DLY	RESERVED	LP_TRIG	LP_EN
	R/W-0x4			-0x1	R/W-0x0	R/W-0x0	R/W-0x0

# 表 7-41. CAL\_LP Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	LP_SLEEP_DLY	R/W	0x4	These bits adjust how long an ADC sleeps before waking for calibration (only applies when LP_EN = 1 and LP_TRIG = 0). Values below 4 are not recommended because of limited overall power reduction benefits.  0: Sleep delay = $(2^3 + 1) \times 256 \times t_{CLK}$ 1: Sleep delay = $(2^{15} + 1) \times 256 \times t_{CLK}$ 2: Sleep delay = $(2^{18} + 1) \times 256 \times t_{CLK}$ 3: Sleep delay = $(2^{21} + 1) \times 256 \times t_{CLK}$ 4: Sleep delay = $(2^{21} + 1) \times 256 \times t_{CLK}$ (default, approximately 1.338 seconds with a 3.2-GHz clock) 5: Sleep delay = $(2^{27} + 1) \times 256 \times t_{CLK}$ 6: Sleep delay = $(2^{30} + 1) \times 256 \times t_{CLK}$ 7: Sleep delay = $(2^{33} + 1) \times 256 \times t_{CLK}$
4-3	LP_WAKE_DLY	R/W	0x1	These bits adjust how much time is provided for settling before calibrating an ADC after the ADC wakes up (only applies when LP_EN = 1). Values lower than 1 are not recommended because there is insufficient time for the core to stabilize before calibration begins. 0: Wake delay = $(2^3 + 1) \times 256 \times t_{CLK}$ 1: Wake delay = $(2^{18} + 1) \times 256 \times t_{CLK}$ (default, approximately 21 ms with a 3.2-GHz clock) 2: Wake delay = $(2^{21} + 1) \times 256 \times t_{CLK}$ 3: Wake delay = $(2^{24} + 1) \times 256 \times t_{CLK}$
2	RESERVED			Must write 0x0.
1	LP_TRIG	R/W	0x0	O: ADC sleep duration is set by LP_SLEEP_DLY (autonomous mode).  1: ADCs sleep until woken by a trigger. An ADC is woken when the calibration trigger (the CAL_SOFT_TRIG bit or CAL_TRIG input) is low.
0	LP_EN	R/W	0x0	O: Disable low-power background calibration (default) 1: Enable low-power background calibration (only applies when CAL_BG = 1).

Product Folder Links: ADC12DL3200

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated


### 7.6.1.23 CAL\_DATA\_EN Register (Address = 0x70) [reset = 0x00]

CAL\_DATA\_EN is shown in 図 7-29 and described in 表 7-42.

Return to Summary Table.

Calibration Data Enable register (default: 0x00). This register enables reading calibration data.

### 図 7-29. CAL\_DATA\_EN Register



### 表 7-42. CAL\_DATA\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	CAL_DATA_EN	R/W		Set this bit to enable the CAL_DATA register to enable reading and writing of calibration data; see the CAL_DATA register for more information.


### 7.6.1.24 CAL\_DATA Register (Address = 0x71) [reset = Undefined]

CAL\_DATA is shown in 図 7-30 and described in 表 7-43.

Return to Summary Table.

Calibration Data register (default: Undefined). This register is used to read out the calibration data.

#### 図 7-30. CAL\_DATA Register



#### 表 7-43. CAL\_DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CAL_DATA	R/W	0x0	After setting CAL_DATA_EN, repeated reads of this register return all calibration values for the ADCs. Repeated writes of this register input all calibration values for the ADCs. To read the calibration data, read the register 673 times. To write the vector, write the register 673 times with previously stored calibration data. To speed up the read or write operation, set ADDR_HOLD = 1 and use streaming read or write process. IMPORTANT: Accessing the CAL_DATA register when CAL_STOPPED = 0 corrupts the calibration. Also, stopping the process before reading or writing 673 times leaves the calibration data in an invalid state.




### 7.6.1.25 GAIN\_TRIM\_A Register (Address = 0x07A) [reset = Undefined]

GAIN\_TRIM\_A is shown in 図 7-31 and described in 表 7-44.

Return to Summary Table.

Gain DAC Trim A register (default from fuse ROM). This register is used for trimming the INA± gain.

# 図 7-31. GAIN\_TRIM\_A Register



### 表 7-44. GAIN\_TRIM\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	GAIN_TRIM_A	R/W	Undefined	This register enables gain trim of channel A. After reset, the factory
				trimmed value can be read and adjusted as required. Use
				FS_RANGE_A to adjust the analog full-scale voltage (V <sub>fs</sub> ) of INA±.


#### 7.6.1.26 GAIN\_TRIM\_B Register (Address = 0x07B) [reset = Undefined]

GAIN\_TRIM\_B is shown in 図 7-32 and described in 表 7-45.

Return to Summary Table.

Gain DAC Trim B register (default from fuse ROM). This register is used for trimming the INB± gain.

### 図 7-32. GAIN\_TRIM\_B Register



### 表 7-45. GAIN\_TRIM\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	GAIN_TRIM_B	R/W		This register enables gain trim of channel B. After reset, the factory trimmed value can be read and adjusted as required. Use FS_RANGE_B to adjust the analog full-scale voltage ( $V_{fs}$ ) of INB±.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated


### 7.6.1.27 BG\_TRIM Register (Address = 0x07C) [reset = Undefined]

BG\_TRIM is shown in 図 7-33 and described in 表 7-46.

Return to Summary Table.

Band-Gap Trim register (default from fuse ROM). Use this register to trim the internal band-gap reference. The voltage can be measured on the BG pin.

### 図 7-33. BG\_TRIM Register



### 表 7-46. BG\_TRIM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0x0	Reserved
3-0	BG_TRIM	R/W	Undefined	This register enables trimming of the internal band-gap reference.  After reset, the factory trimmed value can be read and adjusted as required.


### 7.6.1.28 RTRIM\_A Register (Address = 0x07E) [reset = Undefined]

RTRIM\_A is shown in 図 7-34 and described in 表 7-47.

Return to Summary Table.

Resistor TRIM for INA± register (default from fuse ROM). This register can be used to trim the input termination resistance of INA±.

#### 図 7-34. RTRIM A Register



#### 表 7-47. RTRIM\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	RTRIM_A	R/W	Undefined	This register controls the INA± ADC input termination trim. After reset, the factory trimmed value can be read and adjusted as required.




# 7.6.1.29 RTRIM\_B Register (Address = 0x7F) [reset = Undefined]

RTRIM\_B is shown in 図 7-35 and described in 表 7-48.

Return to Summary Table.

Resistor TRIM for INB± (default from fuse ROM). This register can be used to trim the input termination resistance of INB±.

#### 図 7-35. RTRIM\_B Register



# 表 7-48. RTRIM\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	RTRIM_B	R/W	Undefined	This register controls the INB± ADC input termination trim. After reset, the factory trimmed value can be read and adjusted as required.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 7.6.1.30 ADC\_DITH Register (Address = 0x9D) [reset = 0x01]

ADC\_DITH is shown in 図 7-36 and described in 表 7-49.

Return to Summary Table.

ADC Dither register (default: 0x01). This register can be used enable or disable ADC dither and to adjust the amount of dither used.

#### 図 7-36. ADC\_DITH Register

7	6	5	4	3	2	1	0
		RESERVED			ADC_DITH_ERR	ADC_DITH_AMP	ADC_DITH_EN
		R/W-0x00			0x0	0x0	0x1

### 表 7-49. ADC\_DITH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	0x00	Reserved
2	ADC_DITH_ERR	R/W	0x0	Small rounding errors may occur when subtracting the dither signal. The error can be chosen to either slightly degrade SNR or to slightly increase the DC offset and $F_S/2$ spur. In addition, the $F_S/4$ spur will also be increased slightly while in single channel mode. 0 : Rounding error degrades SNR 1 : Rounding error degrades DC offset, $F_S/2$ spur and $F_S/4$ spur
1	ADC_DITH_AMP	R/W	0x0	0 : Small dither for better SNR (default) 1 : Large dither for better spurious performance
0	ADC_DITH_EN	R/W	0x1	Set this bit to enable ADC dither. Dither can improve spurious performance at the expense of slightly degraded SNR. The dither amplitude (ADC_DITH_AMP) can be used to further tradeoff SNR and spurious performance.


### 7.6.1.31 Timing Adjustment for Bank 0 (0° Clock) Register (Address = 0x102) [reset = Undefined]

B0\_TIME\_0 is shown in  $\boxtimes$  7-37 and described in 表 7-50.

Return to Summary Table.

Timing Adjustment for Bank 0 (0° clock) register (default from fuse ROM). This register is used to adjust the timing of the Bank 0 ADC when ADC A is configured for a 0° clock phase (dual channel mode).

#### 図 7-37. B0\_TIME\_0 Register



#### 表 7-50. B0\_TIME\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	B0_TIME_0	R/W	Undefined	Timing adjustment for bank 0 when ADC A is configured for 0° clock
				phase (dual channel mode).

Product Folder Links: ADC12DL3200




### 7.6.1.32 Timing Adjustment for Bank 0 (90° Clock) Register (Address = 0x103) [reset = Undefined]

B0\_TIME\_90 is shown in 図 7-38 and described in 表 7-51.

Return to Summary Table.

Timing Adjustment for Bank 0 (-90° clock) register (default from fuse ROM). This register is used to adjust the timing of the Bank 0 ADC when ADC A is configured for a -90° clock phase (single channel mode).

#### 図 7-38. B0\_TIME\_90 Register



### 表 7-51. B0\_TIME\_90 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	B0_TIME_90	R/W	Undefined	Time adjustment for bank 0 applied when ADC is configured for –90° clock phase (single channel mode)
				clock phase (single channel mode).


#### 7.6.1.33 Timing Adjustment for Bank 1 (0° Clock) Register (Address = 0x112) [reset = Undefined]

B1\_TIME\_0 is shown in extstyle extstyle

Return to Summary Table.

Timing Adjustment for Bank 1 (0° clock) register (default from fuse ROM). This register is used to adjust the timing of the Bank 1 ADC when ADC A is configured for a 0° clock phase (dual channel mode).

#### 図 7-39. B1\_TIME\_0 Register



#### 表 7-52. B1 TIME 0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	B1_TIME_0	R/W	Undefined	Timing adjustment for bank 1 applied when ADC is configured for 0°
				clock phase (dual channel mode).

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




#### 7.6.1.34 Timing Adjustment for Bank 1 (90° Clock) Register (Address = 0x113) [reset = Undefined]

B1 TIME 90 is shown in 図 7-40 and described in 表 7-53.

Return to Summary Table.

Timing Adjustment for Bank 1 ( $-90^{\circ}$  clock) register (default from fuse ROM). This register is used to adjust the timing of the Bank 1 ADC when ADC A is configured for a  $-90^{\circ}$  clock phase (single channel mode).

### 図 7-40. B1\_TIME\_90 Register



#### 表 7-53. B1\_TIME\_90 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	B1_TIME_90	R/W	Undefined	Time adjustment for bank 1 applied when ADC is configured for –90°
				clock phase (single channel mode).


#### 7.6.1.35 Timing Adjustment for Bank 4 (0° Clock) Register (Address = 0x142) [reset = Undefined]

B4\_TIME\_0 is shown in 図 7-41 and described in 表 7-54.

Return to Summary Table.

Timing Adjustment for Bank 4 (0° clock) register (default from fuse ROM). This register is used to adjust the timing of the Bank 4 ADC when ADC B is configured for a 0° clock phase (dual channel mode and single channel mode).

#### 図 7-41. B4 TIME 0 Register



#### 表 7-54. B4\_TIME\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	B4_TIME_0	R/W	Undefined	Timing adjustment for bank 4 applied when ADC is configured for 0°
				clock phase (dual channel mode and single channel mode).

#### 7.6.1.36 Timing Adjustment for Bank 5 (0° Clock) Register (Address = 0x152) [reset = Undefined]

B5\_TIME\_0 is shown in 図 7-42 and described in 表 7-55.

Return to Summary Table.

Timing Adjustment for Bank 5 (0° clock) register (default from fuse ROM). This register is used to adjust the timing of the Bank 5 ADC when ADC B is configured for a 0° clock phase (dual channel mode and single channel mode).

#### 図 7-42. B5\_TIME\_0 Register






表 7-55. B5\_TIME\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	B5_TIME_0	R/W	Undefined	Timing adjustment for bank 5 applied when ADC is configured for 0°
				clock phase (dual channel mode and single channel mode).


### 7.6.1.37 LSB\_CTRL Register (Address = 0x160) [reset = 0x00]

LSB\_CTRL is shown in 図 7-43 and described in 表 7-56.

Return to Summary Table.

LSB Control Bit Output register (default: 0x00). This register enables output of the timestamp signal on the LSB of the output samples.

### 図 7-43. LSB\_CTRL Register



### 表 7-56. LSB\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-1	RESERVED	R/W	0x0 Reserved		
0	TIME_STAMP_EN	R/W		When set, the timestamp signal is transmitted on the LSB of the output samples. The latency of the timestamp signal (through the entire chip) matches the latency of the analog ADC inputs.  Also set TMSTP_RECV_EN when using TIME_STAMP_EN.	

Product Folder Links: ADC12DL3200

Submit Document Feedback



### 7.6.1.38 LSB\_SEL Register (Address = 0x161) [reset = 0x00]

LSB\_SEL is shown in 図 7-44 and described in 表 7-57.

Return to Summary Table.

LSB Control Bit Position register (default: 0x00). This register defines the position of the timestamp signal output on the LSB of the samples.

図 7-44. LSB\_SEL Register

7	6	5	4	3	2	1	0	
		RESERVED						
			R/W-0x0				R/W-0x0	

### 表 7-57. LSB\_SEL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	LSB_SEL	R/W	0x0	0 : Place timestamp on lane 0 (Dx0±) of each LVDS output bus, independent of the LWIDTH setting. Lane 0 of each bus is enabled regardless of LWIDTH.  1 : Place timestamp on the LSB of the effective sample size as set by the LWIDTH parameter. The timestamp is placed on the LSB of the output sample. The lane that carries timestamp depends on the selected output sample width (LWIDTH).  For 12-bit samples, lane 0 carries the control data.  For 11-bit samples, lane 1 carries the control data.  For 8-bit samples, lane 4 carries the control data.

# 7.6.1.39 UPAT0 Register (Address = 0x180) [reset = 0x0000]

UPAT0 is shown in 図 7-45 and described in 表 7-58.

Return to Summary Table.

User-Defined Pattern (sample 0) register (default: 0x0000). This register, and the UPATx registers that follow, define the user defined test pattern that can be used to test various aspects of the LVDS interface.

図 7-45. UPAT0 Register

15	14	13	12	11	10	9	8
	RESE	RVED			UPA	λT0	
	R/W	/-0x0			R/W-	0x0	
7	6	5	4	3	2	1	0
U				ATO			
R/W-0x0							
1							

### 表 7-58. UPAT0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT0	R/W	0x0	Defines the value for sample 0 of the user defined pattern. See the
				PAT_SEL register and the セクション 7.4.5.6 section.
				Note: Only change this register when LVDS_EN = 0.



### 7.6.1.40 UPAT1 Register (Address = 0x182) [reset = 0x0FFF]

UPAT1 is shown in 図 7-46 and described in 表 7-59.

Return to Summary Table.

User-Defined Pattern (sample 1) register (default: 0x0FFF).

## 図 7-46. UPAT1 Register

15	14	13	12	11	10	9	8
RESERVED				UPA	AT1		
R/W-0x0					R/W-	0xF	
7	6	5	4	3	2	1	0
	U						
	R/W-0xFF						

#### 表 7-59. UPAT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT1	R/W		Defines the value for sample 1 of the user defined pattern. See UPAT0 register.  Note: Only change this register when LVDS_EN = 0.

## 7.6.1.41 UPAT2 Register (Address = 0x184) [reset = 0x0000]

UPAT2 is shown in 図 7-47 and described in 表 7-60.

Return to Summary Table.

User-Defined Pattern (sample 2) register (default: 0x0000).

# 図 7-47. UPAT2 Register

15	14	13	12	11	10	9	8
	RESE	RVED			UPA	Т2	
	R/W	/-0x0			R/W-	0x0	
7	7 6 5 4				2	1	0
	U						
			R/W-0	0x00			

# 表 7-60. UPAT2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT2	R/W	0x000	Defines the value for sample 2 of the user defined pattern. See UPAT0 register. Note: Only change this register when LVDS_EN = 0.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLVSDR3

102

### 7.6.1.42 UPAT3 Register (Address = 0x186) [reset = 0x0FFF]

UPAT3 is shown in 図 7-48 and described in 表 7-61.

Return to Summary Table.

User-Defined Pattern (sample 3) register (default: 0x0FFF)

### 図 7-48. UPAT3 Register

15	14	13	12	11	10	9	8
RESERVED					UPA	.Т3	
	R/W-0x0				R/W-	0xF	
7	6	5	4	3	2	1	0
			UPA	AT3			
R/W-0xFF							

### 表 7-61. UPAT3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT3	R/W	0xFFF	Defines the value for sample 3 of the user defined pattern. See
				UPAT0 register.
				Note: Only change this register when LVDS_EN = 0.

### 7.6.1.43 UPAT4 Register (Address = 0x188) [reset = 0x0000]

UPAT4 is shown in  $ext{ } ext{ }$ 

Return to Summary Table.

User-Defined Pattern (sample 4) register (default: 0x0000).

#### 図 7-49. UPAT4 Register

				3			
15	14 13 12 11 10 9 8						
	RESE	RVED			UPA	AT4	
	R/W	′-0x0	·		R/W-	0x0	
7	7 6 5 4				2	1	0
	UPAT4						
R/W-0x00							

# 表 7-62. UPAT4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT4	R/W		Defines the value for sample 4 of the user defined pattern. See UPAT0 register.  Note: Only change this register when LVDS_EN = 0.



### 7.6.1.44 UPAT5 Register (Address = 0x18A) [reset = 0x0FFF]

UPAT5 is shown in 図 7-50 and described in 表 7-63.

Return to Summary Table.

User-Defined Pattern (sample 5) register (default: 0x0FFF).

## 図 7-50. UPAT5 Register

15	1.1	10	12	11	10	0	0
15	14	13	12	11	10	9	0
RESERVED					UPA	λT5	
R/W-0x0					R/W-	0xF	
7	6	5	4	3	2	1	0
	U						
	R/W-0xFF						

#### 表 7-63. UPAT5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT5	R/W		Defines the value for sample 5 of the user defined pattern. See UPAT0 register.  Note: Only change this register when LVDS_EN = 0.

### 7.6.1.45 UPAT6 Register (Address = 0x18C) [reset = 0x0000]

UPAT6 is shown in 図 7-51 and described in 表 7-64.

Return to Summary Table.

User-Defined Pattern (sample 6) register (default: 0x0000).

### 図 7-51. UPAT6 Register

15	14	13	12	11	10	9	8
	RESE	RVED			UPA	Т6	
	R/W	/-0x0			R/W-	0x0	
7	6	5	4	3	2	1	0
UPAT6							
R/W-0x00							

# 表 7-64. UPAT6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT6	R/W	0x000	Defines the value for sample 6 of the user defined pattern. See UPAT0 register. Note: Only change this register when LVDS_EN = 0.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



### 7.6.1.46 UPAT7 Register (Address = 0x18E) [reset = 0x0FFF]

UPAT7 is shown in 図 7-52 and described in 表 7-65.

Return to Summary Table.

User-Defined Pattern (sample 7) register (default: 0x0FFF).

#### 図 7-52. UPAT7 Register

15	14	13	12	11	10	9	8	
	RESE	RVED		UPAT7				
R/W-0x0				R/W-0xF				
7	6	5	4	3	2	1	0	
UPAT7								
R/W-0xFF								

#### 表 7-65. UPAT7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0x0	Reserved
11-0	UPAT7	R/W	0xFFF	Defines the value for sample 7 of the user defined pattern. See
				UPAT0 register.
				Note: Only change this register when LVDS_EN = 0.

### 7.6.1.47 UPAT\_CTRL Register (Address = 0x190) [reset = 0x1E]

UPAT CTRL is shown in 図 7-53 and described in 表 7-66.

Return to Summary Table.

User-Defined Pattern Control register (default: 0x1E). This register allows selection of the predefined lane pattern instead of the user defined pattern and the inversion of specified bits for each lane during user defined pattern transmission.

#### 図 7-53. UPAT\_CTRL Register

7	6	5	4	3	2	1	0
	RESERVED		LANE_PAT	UPAT_INV_D	UPAT_INV_C	UPAT_INV_B	UPAT_INV_A
	R/W-0x0		R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x0

### 表 7-66. UPAT\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0x0	Reserved
4	LANE_PAT	R/W	0x1	When set, the UPATn registers are ignored, and the user-defined pattern is set to: 0x000, 0xFFF, 0x000, 0x000, 0x000, 0xFFF, 0xFFF, 0xFFF. This bit acts as a shortcut to avoid programming the UPATn registers. PAT_SEL register must still be programmed to configure the interface to select the user-defined pattern. The UPAT_INV_* registers still apply when using LANE_PAT.
3	UPAT_INV_D	R/W	0x1	When set, bit [11] of the user-defined pattern is inverted on the bus D output.
2	UPAT_INV_C	R/W	0x1	When set, bit [10] of the user-defined pattern is inverted on the bus C output.



# 表 7-66. UPAT\_CTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1	UPAT_INV_B	R/W	0x1	When set, bit [9] of the user-defined pattern is inverted on the bus B output.
0	UPAT_INV_A	R/W	0x0	When set, bit [8] of the user-defined pattern is inverted on the bus A output.  Note: Only change this register when LVDS_EN = 0.

Product Folder Links: ADC12DL3200


# 7.6.1.48 LVDS\_EN Register (Address = 0x200) [reset = 0x01]

LVDS\_EN is shown in 図 7-54 and described in 表 7-67.

Return to Summary Table.

LVDS Subsystem Enable register (default: 0x01). Use this register to enable or disable the LVDS interface.

### 図 7-54. LVDS\_EN Register



#### 表 7-67. LVDS\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	LVDS_EN	R/W	0x1	0 : Disable LVDS interface 1 : Enable LVDS interface Note 1: Before altering other LVDS registers, you must clear LVDS_EN. When LVDS_EN is 0, the LVDS interface block is held in reset and the outputs are powered down. The clocks are gated off to save power. The frame counter is also held in reset, so SYSREF will not align the frame counter. Note 2: Always set CAL_EN before setting LVDS_EN. Note 3: Always clear LVDS_EN before clearing CAL_EN.



### 7.6.1.49 LMODE Register (Address = 0x201) [reset = 0x01]

LMODE is shown in 図 7-55 and described in 表 7-68.

Return to Summary Table.

LVDS Mode register (default: 0x01). This register is used to define the configuration of the LVDS interface. LVDS\_EN must be 0 before making any changes to this register. Additionally, CAL\_EN must be 0 before changing DES\_EN.

## 図 7-55. LMODE Register

7	6	5	4	3	2	1	0
RESERVED LWIDTH		RESERVED	DES_EN	LALIGNED	LDEMUX		
R/W	-0x0	R/W-0x0		R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x1

### 表 7-68. LMODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0x0	Reserved
5-4	LWIDTH	R/W	0x0	Specifies the sample width for the LVDS output interface.  0 : 12-bit sample width (default)  1 : 11-bit sample width  2 : 10-bit sample width  3 : 8-bit sample width
3	RESERVED	R/W	0x0	Reserved
2	DES_EN	R/W	0x0	Disable DES mode (enable dual channel mode)     Enable DES mode (enable single channel mode)     CAL_EN must be 0 before changing DES_EN.
1	LALIGNED	R/W	0x0	0 : The LVDS buses are staggered for optimized switching noise and latency.     1 : The LVDS buses are aligned for simplified timing.
0	LDEMUX	R/W	0x1	0 : Demux-by-1, uses 2 LVDS buses total 1 : Demux-by-2, uses 4 LVDS buses total

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: ADC12DL3200


# 7.6.1.50 LFRAME Register (Address = 0x202) [reset = 0x80]

LFRAME is shown in 図 7-56 and described in 表 7-69.

Return to Summary Table.

LVDS Frame Length register (default: 0x80) (128 decimal). This register sets the length of the frame and subsequently the period of the strobe signal. Only change this register when LVDS\_EN = 0.

# 図 7-56. LFRAME Register



# 表 7-69. LFRAME Register Field Descriptions

				<u> </u>
Bit	Field	Туре	Reset	Description
7-0	LFRAME	R/W	0x80	Defines the number of UIs in each LVDS frame. Any multiple of 4 from 4 to 128 is supported. All other values are unsupported. When LDEMUX=0, one UI is one CLK± cycle. When LDEMUX=1, one UI is two CLK± cycles. Note: Setting LFRAME to 4 is not recommended, as it may be difficult to achieve deterministic latency over all process, voltage, and temperature conditions. The propagation delay variation may be larger than the frame period.

# 7.6.1.51 LSYNC\_N Register (Address = 0x203) [reset = 0x01]

LSYNC\_N is shown in 図 7-57 and described in 表 7-70.

Return to Summary Table.

LVDS Manual Sync Request register (default: 0x01). This register can be used as a software replacement for the LVDS SYNC signal.

図 7-57. LSYNC\_N Register

7	6	5	4	3	2	1	0
		RESERVED					LSYNC_N
			R/W-0x0				R/W-0x1

表 7-70. LSYNC\_N Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	LSYNC_N	R/W	0x1	Set this bit to 0 to request LVDS synchronization (equivalent to the hardware SYNC signal being asserted, as selected by SYNC_SEL). For normal operation, leave this bit set to 1.  Note: The LSYNC_N register can always generate a synchronization request, regardless of the SYNC_SEL setting in the LCTRL register. However, if the selected sync pin is stuck low, the synchronization request cannot be de-asserted unless SYNC_SEL=2.

# 7.6.1.52 LCTRL Register (Address = 0x204) [reset = 0x02]

LCTRL is shown in 図 7-58 and described in 表 7-71.

Return to Summary Table.

LVDS Control register (default: 0x02). This register is used to configure aspects of the LVDS interface including scrambling, hardware  $\overline{\text{SYNC}}$  input and the output format. Only change this register when LVDS\_EN = 0.

図 7-58. LCTRL Register




表 7-71. LCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0x0	Reserved
4	SCR	R/W	0x0	When set, all LVDS data and strobes are scrambled. This also includes the part-time strobes or timestamp signals (since they are output on the data lanes). See the total and the total and the set of the set of the total and the set of the set
3-2	SYNC_SEL	R/W	0x0	0 : Use the SYNC_SE input for SYNC function (default)  1 : Use the TMSTP± input for SYNC function. also set  TMSTP_RECV_EN to use the differential TMSTP± input.  2 : Do not use any SYNC input pin, set if using LSYNC_N.
1	SFORMAT	R/W	0x1	Output sample format for LVDS output samples 0 : Offset binary 1 : Signed 2's complement (default)

Product Folder Links: ADC12DL3200





# 表 7-71. LCTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	RESERVED	R/W	0x0	Reserved




# 7.6.1.53 PAT\_SEL Register (Address = 0x205) [reset = 0x02]

PAT\_SEL is shown in  $ext{ <math> ext{ } ext{ }$ 

Return to Summary Table.

LVDS Pattern Control register (default: 0x02). This register controls the output data or pattern used during active mode ( SYNC de-asserted) and sync mode ( SYNC asserted). During normal operation, the active pattern should be set to the ADC output data and the SYNC pattern can be set to the mode used by the receiver for synchronizing the interface. The input used for SYNC is chosen by SYNC\_SEL.

### 図 7-59. PAT\_SEL Register



# 表 7-72. PAT SEL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	ACT_PAT	R/W	0x0	This selects the output pattern that is generated when the SYNC signal is de-asserted.  0: ADC output data 1: All LVDS lanes output the user-defined pattern (see UPAT registers) 2-15: Reserved
3-0	SYNC_PAT	R/W	0x2	This selects the output pattern that is generated when the SYNC signal is asserted.  0: Reserved  1: All LVDS lanes output the user-defined pattern (see UPAT registers)  2: Frame strobe is transmitted on the LSB of the output samples only. The other bits transmit data based on ACT_PAT.  3: The frame strobe is transmitted on all active LVDS data lanes and strobes.  4-15: Reserved

Product Folder Links: ADC12DL3200

# 7.6.1.54 LCS\_EN Register (Address = 0x206) [reset = 0xFF]

LCS\_EN is shown in 図 7-60 and described in 表 7-73.

Return to Summary Table.

LVDS Clock and Strobe Enables register (default: 0xFF). Use these registers to enable or disable specific LVDS output clocks (DxCLK±) and frame strobes (DxSTB±) if the receiver will not use them. If an entire LVDS bus is disabled (because of PD\_CH or LDEMUX) then its associated clock and frame strobe are disabled automatically, regardless of this register. Note: Only change this register when LVDS\_EN = 0.

### 図 7-60. LCS\_EN Register

7	6	5	4	3	2	1	0
DDSTB_EN	DCSTB_EN	DBSTB_EN	DASTB_EN	DDCLK_EN	DCCLK_EN	DBCLK_EN	DACLK_EN
R/W-0x1							

### 表 7-73. LCS\_EN Register Field Descriptions

2. 10. 200_21. Region Find Door phone								
Bit	Field	Туре	Reset	Description				
7	DDSTB_EN	R/W	0x1	Enable DDSTB± output				
6	DCSTB_EN	R/W	0x1	Enable DCSTB± output				
5	DBSTB_EN	R/W	0x1	Enable DBSTB± output				
4	DASTB_EN	R/W	0x1	Enable DASTB± output				
3	DDCLK_EN	R/W	0x1	Enable DDCLK± output				
2	DCCLK_EN	R/W	0x1	Enable DCCLK± output				
1	DBCLK_EN	R/W	0x1	Enable DBCLK± output				
0	DACLK_EN	R/W	0x1	Enable DACLK± output				



# 7.6.1.55 LVDS\_STATUS Register (Address = 0x208) [reset = Undefined]

LVDS\_STATUS is shown in 図 7-61 and described in 表 7-74.

Return to Summary Table.

System Status register (default: undefined). This register returns status bits for the device including SYNC status for the LVDS interface and internal clock status.

#### 図 7-61. LVDS\_STATUS Register

7	6	5	4	3	2	1	0
RESE	RVED	SYNC_STATUS	REALIGNED	ALIGNED		RESERVED	
R/W-	R/W-0x0 R/W-Und		R/W-Undefined	R/W-Undefined		R/W-0x0	
R/W-0x0		R/W-Undefined	R/W-Undefined	R/W-Undefined		R/W-0x0	

# 表 7-74. LVDS\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0x0	Reserved
5	SYNC_STATUS	R/W	Undefined	Returns the instantaneous state of the LVDS interface SYNC signal (SYNC_SE or TMSTP±).  0: SYNC asserted  1: SYNC de-asserted
4	REALIGNED	R/W	Undefined	When high, indicates that SYSREF realigned internal clocks. REALIGNED_ALM should be used for monitoring of realignment events instead of this bit. Writing a 1 to this bit will clear it, but will not affect the REALIGNED_ALM bit.
3	ALIGNED	R/W	Undefined	When high, indicates that internal clock phases have been established by SYSREF. Any SYSREF rising edge that is processed after enabling the LVDS system will set this bit. This bit can be monitored during startup to verify that SYSREF has been processed before continuing system initialization. Writing a 1 to this bit will clear it and the next SYSREF event will set it again.
2-0	RESERVED	R/W	0x0	Reserved

### 7.6.1.56 PD\_CH Register (Address = 0x209) [reset = 0x00]

PD\_CH is shown in  $\boxtimes$  7-62 and described in  $\not\equiv$  7-75.

Return to Summary Table.

ADC Channel Power Down (default: 0x00). This register allows individual channels to be powered down. LVDS\_EN and CAL\_EN must be set to 0 before changing PD\_CH.

#### 図 7-62. PD CH Register

			_				
7	6	5	4	3	2	1	0
		RESE	RVED			PD_BCH	PD_ACH
		R/W	/-0x0			R/W-0x0	R/W-0x0

### 表 7-75. PD\_CH Register Field Descriptions

Bit	Field	Туре	Reset Description	
7-2	RESERVED	R/W	0x0	Reserved
1	PD_BCH	R/W	0x0	When set, the "B" ADC channel is powered down.

114 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



# 表 7-75. PD\_CH Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	PD_ACH	R/W	0x0	When set, the "A" ADC channel is powered down.
				Important notes:
				LVDS_EN and CAL_EN must be set to 0 before changing PD_CH.
				PD_CH disables the LVDS lanes (Dx[11:0], DxSTB, DxCLK) for the
				powered down channel.
				To power down both ADC channels, use MODE or the PD pin.



# 7.6.1.57 OVR\_T0 Register (Address = 0x211) [reset = 0xF2]

OVR\_T0 is shown in 図 7-63 and described in 表 7-76.

Return to Summary Table.

Overrange Threshold 0 register (default: 0xF2). This register sets threshold 0 for ADC overrange detection.

# 図 7-63. OVR\_T0 Register

7	6	5	4	3	2	1	0
			OVI	R_T0			
			R/W	/-0xF2			

# 表 7-76. OVR\_T0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OVR_T0	R/W	0xF2	This parameter defines the absolute sample level that causes OVA0
				or OVB0 to be set. The detection level in dBFS (peak) is
				20log10(OVR_T0/256) (default: 0xF2 = 242 -> -0.5dBFS)


# 7.6.1.58 OVR\_T1 Register (Address = 0x212) [reset = 0xAB]

OVR\_T1 is shown in  $\boxtimes$  7-64 and described in  $\textcircled{\pi}$  7-77.

Return to Summary Table.

Overrange Threshold 1 register (default: 0xAB). This register sets threshold 1 for ADC overrange detection.

### 図 7-64. OVR\_T1 Register



#### 表 7-77. OVR T1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OVR_T1	R/W		This parameter defines the absolute sample level that causes OVA1 or OVB1 to be set. The detection level in dBFS (peak) is
				20log10(OVR_T1/256) (default: 0xAB = 171 -> -3.5dBFS)

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 7.6.1.59 OVR\_CFG Register (Address = 0x213) [reset = 0x07]

OVR\_CFG is shown in 図 7-65 and described in 表 7-78.

Return to Summary Table.

Overrange Enable/Hold Off register (default: 0x07). This register enables overrange detection and sets the output pulse duration for an overrange event. The maximum overrange pulse duration is recommended to avoid excess switching noise.

### 図 7-65. OVR\_CFG Register

			-					
7	6	5	4	3	2	1	0	
	RESE	RVED		OVR_EN		OVR_N		
	R/W	/-0x0		R/W-0x0		R/W-0x7		

### 表 7-78. OVR\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0x0	Reserved
3	OVR_EN	R/W	0x0	ORA0, ORA1, ORB0 and ORB1 outputs pins are enabled and output the overrange status when this bit is set high. The outputs are held low when this bit is set low.
2-0	OVR_N	R/W	0x7	Program this register to adjust the pulse length for the ORA0, ORA1 and ORB0, ORB1 outputs.  The minimum pulse duration of the overrange outputs is 8 × 2 <sup>OVR</sup> _N CLK± cycles.

### 7.6.1.60 SPIN\_ID Register (Address = 0x297) [reset = 0x00]

SPIN\_ID is shown in 図 7-66 and described in 表 7-79.

Return to Summary Table.

Chip Spin Identifier register (default from fuse ROM, read-only). This register returns the spin identification number of the device.

# 図 7-66. SPIN\_ID Register



### 表 7-79. SPIN ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0x0	Reserved
4-0	SPIN_ID	R/W	0x0	Returns 0 to indicate that this device is ADC12DL3200.




# 7.6.1.61 SRC\_EN Register (Address = 0x2B0) [reset = 0x00]

SRC\_EN is shown in 図 7-67 and described in 表 7-80.

Return to Summary Table.

SYSREF Calibration Enable register (default: 0x00). This register starts the SYSREF calibration process.

# 図 7-67. SRC\_EN Register



# 表 7-80. SRC\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0x0	Reserved
0	SRC_EN	R/W	0x0	SYSREF calibration disabled (default). Use the TAD register to manually control the t <sub>AD</sub> Adjust setting and adjust the CLK± aperture delay.     SYSREF calibration enabled. The CLK± delay is automatically calibrated. The TAD register is ignored. A 0-to-1 transition on SRC_EN starts the SYSREF calibration sequence. Program SRC_CFG before setting SRC_EN. Ensure that ADC calibration is not running before setting SRC_EN.

Product Folder Links: ADC12DL3200

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




# 7.6.1.62 SRC\_CFG Register (Address = 0x2B1) [reset = 0x05]

SRC\_CFG is shown in 図 7-68 and described in 表 7-81.

Return to Summary Table.

SYSREF Calibration Configuration register (default: 0x05). This register determines the amount of averaging performed for automatic SYSREF calibration and sets the maximum supported SYSREF cycle. The total duration of SYSREF calibration will be no longer than: TSYSREFCAL (in CLK± cycles) = 256 \* 19 \* 4 \* (SRC\_AVG + SRC\_HDUR + 2).

### 図 7-68. SRC\_CFG Register



### 表 7-81. SRC\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description Description
7-4	RESERVED	R/W	0x0	Reserved
3-2	SRC_AVG	R/W	0x1	Specifies the amount of averaging used for SYSREF Calibration.  Larger values will increase calibration time and reduce the variance of the calibrated value.  0: 4 high-speed accumulations for each SYSREF measurement  1: 16 high-speed accumulations for each SYSREF measurement  2: 64 high-speed accumulations for each SYSREF measurement  3: 256 high-speed accumulations for each SYSREF measurement
1-0	SRC_HDUR	R/W	0x1	Specifies the duration of each high-speed accumulation for SYSREF Calibration. If the SYSREF period exceeds the supported value, calibration will fail. Larger values will increase calibration time and support longer SYSREF periods. For a given SYSREF period, larger values will also reduce the variance of the calibrated value.  0: 4 cycles per accumulation, supporting SYSREF periods of up to 85 CLK± cycles  1: 16 cycles per accumulation, supporting SYSREF periods of up to 1100 CLK± cycles  2: 64 cycles per accumulation, supporting SYSREF periods of up to 5200 CLK± cycles  3: 256 cycles per accumulation, supporting SYSREF periods of up to 21580 CLK± cycles

120



# 7.6.1.63 SRC\_STATUS Register (Address = 0x2B2) [reset = Undefined]

Return to Summary Table.

SYSREF Calibration Status register (read-only, default: undefined). This register indicates that the SYSREF calibration process has completed and outputs the result of the SYSREF calibration process.

図 7-69. SRC\_STATUS Register

			_						
23	22	21	20	19	18	17	16		
		RESE	ERVED			SRC_DONE	SRC_TAD[16]		
		R-Un	defined			R-Undefined	R-Undefined		
15	14	13	12	11	10	9	8		
			SRC_T	AD[15:8]					
			R-Und	defined					
7	6	2	1	0					
	SRC_TAD[7:0]								
	R-Undefined								
1									

# 表 7-82. SRC\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description		
23-18	RESERVED	R/W	0x0	Reserved		
17	SRC_DONE	R/W	0x0	This bit returns '1' when SRC_EN=1 and SYSREF Calibration has been completed.		
16-0	SRC_TAD	R/W	0x0	This field returns the value for t <sub>AD</sub> Adjust computed by SYSREF Calibration. It is only valid if SRC_DONE=1. SRC_TAD[16] indicates if CLK± has been inverted. SRC_TAD[15:8] indicates the coarse delay adjustment. SRC_TAD[7:0] indicates the fine delay adjustment. SRC_TAD can be read out and manually written to the TAD register during subsequent boot cycles for repeatability.		

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

# 7.6.1.64 TAD Register (Address = 0x2B5-2B7) [reset = 0x000000]

TAD is shown in  $ext{ } ext{ } ex$ 

Return to Summary Table.

 $CLK\pm$  Timing Adjust register (default: 0x00). This register sets the  $t_{AD}$  Adjust delay when automatic SYRSEF calibration is not used.

図 7-70. TAD Register

				•						
23	22	21	20	19	18	17	16			
	RESERVED									
			R-Undefined				R-0x0			
15	14	13	12	11	10	9	8			
			TAD[	15:8]						
			R-0	x00						
7	6	5	4	3	2	1	0			
	TAD[7:0]									
	R-0x00									
l .										

# 表 7-83. TAD Register Field Descriptions

Bit	Field	Туре	Reset	Description
23-17	RESERVED	R/W	0x0	Reserved
16-0	TAD	R/W	0x0	This register controls t <sub>AD</sub> Adjust when SRC_EN=0. Use this register to manually control the CLK± inversion and delay when SYSREF Calibration is disabled.  TAD[16] inverts CLK± when set. TAD[15:8] controls the coarse delay adjustment. TAD[7:0] controls the fine delay adjustment.  If ADC calibration is enabled (CAL_EN=1), or the LVDS interface is enabled (LVDS_EN=1), the following rules must be obeyed to avoid clock glitches and unpredictable behavior:  Do not change TAD[16]. CAL_EN and LVDS_EN must be set to 0 before changing TAD[16].  TAD[15:8] must be increased or decreased gradually (no more than 4 codes at a time). This rule can be obeyed manually via SPI writes or by setting TAD_RAMP_EN.  TAD[7:0] may be changed to any value at any time since its resolution is too fine to cause clock glitches.

122

# 7.6.1.65 TAD\_RAMP Register (Address = 0x2B8) [reset = 0x00]

Return to Summary Table.

 $CLK\pm$  Timing Adjust Ramp Control register (default: 0x00). This register enables the  $t_{AD}$  adjust ramping feature and sets the ramp rate.

### 図 7-71. TAD\_RAMP Register



# 表 7-84. TAD\_RAMP Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0x0	Reserved
1	TAD_RAMP_RATE	R/W	0x0	Specify the ramp rate for t <sub>AD</sub> adjust when the TAD[15:8] register is written while TAD_RAMP_EN is 1.  0: t <sub>AD</sub> adjust ramps up or down one code per 256 CLK± cycles.  1: t <sub>AD</sub> adjust ramps up or down four codes per 256 CLK± cycles.
0	TAD_RAMP_EN	R/W	0x0	TAD ramp enable. Set this bit if ramping of the coarse t <sub>AD</sub> adjust is desired.  0 : After writing the TAD[15:8] register, t <sub>AD</sub> adjust is updated fully within 1024 CLK± cycles (ramp feature disabled).  1 : After writing the TAD[15:8] register, t <sub>AD</sub> adjust ramps up or down gradually until it matches the TAD[15:8] register.  When TAD_RAMP_EN is 1, and the user writes the TAD[15:8] register, a digital counter will automatically ramp t <sub>AD</sub> adjust up or down until it matches the TAD[15:8] register value. This ensures that the coarse delay changes gradually and does not cause glitches in the delayed CLK± waveform.

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: ADC12DL3200


# 7.6.1.66 ALARM Register (Address = 0x2C0) [reset = Undefined]

ALARM is shown in  $ext{ <math> ext{ } e$ 

Return to Summary Table.

Alarm Interrupt register (read-only). This register indicates if any unmasked alarm in has been triggered in the ALM\_STATUS register.

#### 図 7-72. ALARM Register



### 表 7-85. ALARM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R	Undefined	Reserved
0	ALARM	R	Undefined	This bit returns a '1' whenever any unmasked alarm is set in the ALM_STATUS register. Use ALM_MASK to mask (disable) individual alarms.  CAL_STATUS_SEL can be used to drive the ALARM bit onto the CAL_STAT pin to provide a hardware alarm interrupt signal.

# 7.6.1.67 ALM\_STATUS Register (Address = 0x2C1) [reset = 0x05]

ALM\_STATUS is shown in 図 7-73 and described in 表 7-86.

Return to Summary Table.

Alarm Status register (default: 0x05, write to clear). This register indicates if the individual alarms have been triggered.

#### 図 7-73. ALM\_STATUS Register

7	6	5	4	3	2	1	0
		RESERVED			REALIGNED_ALM	RESERVED	CLK_ALM
		R/W-0x0			R/W-0x1	R/W-0x0	R/W-0x1

### 表 7-86. ALM\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-3	RESERVED	R/W	0x0	Reserved	
2	REALIGNED_ALM	R/W	0x1	Realigned Alarm: This bit is set whenever SYSREF causes the internal clocks (including the frame counter) to be realigned to a new phase. Write a '1' to clear this bit.	
1	RESERVED	R/W	0x0	Reserved	
0	CLK_ALM	R/W	0x1	Clock Alarm: This bit can be used to detect an upset to the internal clocks. This bit is set whenever the internal clock dividers for the A and B channels do not match. Write a '1' to clear this bit. Refer to Alarm Monitoring for the proper usage of this register.  Note: After power-on reset or soft-reset, all alarm bits are set to '1.'	



# 7.6.1.68 ALM\_MASK Register (Address = 0x2C2) [reset = 0x05]

ALM\_MASK is shown in 図 7-74 and described in 表 7-87.

Return to Summary Table.

Alarm Mask register (default: 0x05). This register is used to mask out alarms that should not trigger the ALARM interrupt.

### 図 7-74. ALM\_MASK Register

7	6	5	4 3		2	1	0
		RESERVED			MASK_REALIGNED_ALM	RESERVED	MASK_CLK_ALM
	R/W-0x0			R/W-0x1	R/W-0x0	R/W-0x1	

# 表 7-87. ALM\_MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	0x0	Reserved
2	MASK_REALIGNED_ALM	R/W	0x1	When set, REALIGNED_ALM is masked and will not impact the ALARM register bit.
1	RESERVED	R/W	0x0	Reserved
0	MASK_CLK_ALM	R/W	0x1	When set, CLK_ALM is masked and will not impact the ALARM register bit.

### 7.6.1.69 TADJ\_A Register (Address = 0x310) [reset = Undefined]

TADJ\_A is shown in 図 7-75 and described in 表 7-88.

Return to Summary Table.

Timing Adjust for A-ADC, Dual Mode register (default from fuse ROM). This register is used for ADC timing trim. Refer to the Trimming section for more information.

# 図 7-75. TADJ\_A Register



### 表 7-88. TADJ\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TADJ_A	R/W	Undefined	This register (and other TADJ* registers that follow it) are used to adjust the sampling instant of each ADC core. Different TADJ registers apply to different ADCs under different modes of operation. The default values for all TADJ* registers are loaded from the fuse ROM. The factory trimmed values can be read out and adjusted as required.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




# 7.6.1.70 TADJ\_B Register (Address = 0x313) [reset = Undefined]

TADJ\_B is shown in 図 7-76 and described in 表 7-89.

Return to Summary Table.

Timing Adjust for B-ADC, Dual Mode register (default from fuse ROM). This register is used for ADC timing trim. Refer to the Trimming section for more information.





# 表 7-89. TADJ\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TADJ_B	R/W	Undefined	See TADJ_A register for description.

### 7.6.1.71 TADJ\_A\_FG90\_VINA Register (Address = 0x314) [reset = Undefined]

TADJ\_A\_FG90\_VINA is shown in 図 7-77 and described in 表 7-90.

Return to Summary Table.

Timing Adjust for A-ADC, DES, Foreground Calibration, INA± register (default from fuse ROM). This register is used for ADC timing trim. Refer to the Trimming section for more information.

### 図 7-77. TADJ\_A\_FG90\_VINA Register



### 表 7-90. TADJ\_A\_FG90\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TADJ_A_FG90_VINA	R/W	Undefined	See TADJ_A register for description.



# 7.6.1.72 TADJ\_B\_FG0\_VINA Register (Address = 0x315) [reset = Undefined]

TADJ\_B\_FG0\_VINA is shown in 図 7-78 and described in 表 7-91.

Return to Summary Table.

Timing Adjust for B-ADC, DES, Foreground Calibration, INA± regsiter (default from fuse ROM). This register is used for ADC timing trim. Refer to the Trimming section for more information.

#### ☑ 7-78. TADJ\_B\_FG0\_VINA Register

7	6	5	4	3	2	1	0
TADJ_B_FG0_VINA							
			R/W-Un	defined			

# 表 7-91. TADJ\_B\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TADJ_B_FG0_VINA	R/W	Undefined	See TADJ_A register for description.

### 7.6.1.73 TADJ\_A\_FG90\_VINB Register (Address = 0x31A) [reset = Undefined]

TADJ\_A\_FG90\_VINB is shown in 図 7-79 and described in 表 7-92.

Return to Summary Table.

Timing Adjust for A-ADC, DES, Foreground Calibration, INB± register (default from fuse ROM). This register is used for ADC timing trim. Refer to the Trimming section for more information.

### 図 7-79. TADJ\_A\_FG90\_VINB Register

7	6	5	4	3	2	1	0		
TADJ_A_FG90_VINB									
			R/W-Ur	ndefined					

### 表 7-92. TADJ\_A\_FG90\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TADJ_A_FG90_VINB	R/W	Undefined	See TADJ_A register for description.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 7.6.1.74 TADJ\_B\_FG0\_VINB Register (Address = 0x31B) [reset = 0x0]

TADJ\_B\_FG0\_VINB is shown in 図 7-80 and described in 表 7-93.

Return to Summary Table.

Timing Adjust for B-ADC, DES, Foreground Calibration, INB± register (default from fuse ROM). This register is used for ADC timing trim. Refer to the Trimming section for more information.

#### 図 7-80. TADJ\_B\_FG0\_VINB Register

7	6	5	4	3	2	1	0
TADJ_B_FG0_VINB							
			R/W-Un	idefined			

# 表 7-93. TADJ\_B\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TADJ_B_FG0_VINB	R/W	Undefined	See TADJ_A register for description.

### 7.6.1.75 OADJ\_A\_FG0\_VINA Register (Address = 0x344) [reset = Undefined]

OADJ\_A\_FG0\_VINA is shown in 図 7-81 and described in 表 7-94.

Return to Summary Table.

Offset Adjustment for A-ADC / Foreground Calibration / 0° Clock / INA± register (default from fuse ROM). This register is used for ADC core offset trimming. See the Trimming section for more details.

### 図 7-81. OADJ\_A\_FG0\_VINA Register

				_				
15	14	13	12	11	10	9	8	
	RESE	RVED			OADJ_A_F	G0_VINA		
	R/W-Ur	ndefined			R/W-Und	defined		
7	6	5	4	3	2	1	0	
	OADJ_A_FG0_VINA							
	R/W-Undefined							

### 表 7-94. OADJ\_A\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	Undefined	Reserved
11-0	OADJ_A_FG0_VINA	R/W	Undefined	Offset adjustment value applied to A-ADC when it samples INA± using 0° clock phase and foreground calibration is enabled.

# 7.6.1.76 OADJ\_A\_FG0\_VINB Register (Address = 0x346) [reset = Undefined]

OADJ\_A\_FG0\_VINB is shown in 図 7-82 and described in 表 7-95.

Return to Summary Table.

Offset Adjustment for A-ADC / Foreground Calibration / 0° Clock / INB± register (default from fuse ROM). This register is used for ADC core offset trimming. See the Trimming section for more details.

図 7-82. OADJ\_A\_FG0\_VINB Register

15	14	13	12	11	10	9	8	
	RESE	RVED			OADJ_A_I	FG_VINB		
	R/W-Un	defined			R/W-Und	defined		
7	7 6 5 4				2	1	0	
	OADJ_A_FG_VINB							
	R/W-Undefined							
l .								

# 表 7-95. OADJ\_A\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	Undefined	Reserved
11-0	OADJ_A_FG0_VINB	R/W		Offset adjustment value applied to A-ADC when it samples INB± using 0° clock phase and foreground calibration is enabled.

### 7.6.1.77 OADJ\_A\_FG90\_VINA Register (Address = 0x348) [reset = Undefined]

OADJ\_A\_FG90\_VINA is shown in 図 7-83 and described in 表 7-96.

Return to Summary Table.

Offset Adjustment for A-ADC / Foreground Calibration / 90° Clock / INA± register (default from fuse ROM). This register is used for ADC core offset trimming. See the Trimming section for more details.

図 7-83. OADJ A FG90 VINA Register

15 14 13 12 11 10 9 8							
RESERVED OADJ_A_FG90_VINA							
R/W-Undefined R/W-Undefined							
7 6 5 4 3 2 1 0							
OADJ_A_FG90_VINA							
R/W-Undefined							

### 表 7-96. OADJ\_A\_FG90\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	Undefined	Reserved
11-0	OADJ_A_FG90_VINA	R/W	Undefined	Offset adjustment value applied to A-ADC when it samples INA± using 90° clock phase and foreground calibration is enabled.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 7.6.1.78 OADJ\_A\_FG90\_VINB Register (Address = 0x34A) [reset = Undefined]

OADJ\_A\_FG90\_VINB is shown in 図 7-84 and described in 表 7-97.

Return to Summary Table.

Offset Adjustment for A-ADC / Foreground Calibration / 90° Clock / INB± register (default from fuse ROM). This register is used for ADC core offset trimming. See the Trimming section for more details.

図 7-84. OADJ\_A\_FG90\_VINB Register

15	14	13	12	11	10	9	8	
	RESE	RVED			OADJ_A_F	G90_VINB		
	R/W-Un	defined	·		R/W-Und	defined		
7	7 6 5 4				2	1	0	
	OADJ_A_FG90_VINB							
R/W-Undefined								

#### 表 7-97. OADJ\_A\_FG90\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description			
15-12	RESERVED	R/W	Undefined	Reserved			
11-0	OADJ_A_FG90_VINB	R/W	Undefined	Offset adjustment value applied to A-ADC when it samples INB± using 90° clock phase and foreground calibration is enabled.			

# 7.6.1.79 OADJ\_B\_FG0\_VINA Register (Address = 0x34C) [reset = Undefined]

OADJ B FG0 VINA is shown in 図 7-85 and described in 表 7-98.

Return to Summary Table.

Offset Adjustment for B-ADC / Foreground Calibration / INA± register (default from fuse ROM). This register is used for ADC core offset trimming. See the Trimming section for more details.

図 7-85. OADJ\_B\_FG0\_VINA Register

15	14	13	12	11	10	9	8	
RESERVED				OADJ_B_FG0_VINA				
R/W-Undefined			·	R/W-Undefined				
7	6	5	4	3	2	1	0	
OADJ_B_				G0_VINA				
			R/W-Und	defined				

### 表 7-98. OADJ\_B\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	Undefined Reserved	
11-0	OADJ_B_FG0_VINA	R/W	Undefined	Offset adjustment value applied to B-ADC when it samples INA± using 0° clock phase and foreground calibration is enabled.



# 7.6.1.80 OADJ\_B\_FG0\_VINB Register (Address = 0x34E) [reset = Undefined]

OADJ\_B\_FG0\_VINB is shown in 図 7-86 and described in 表 7-99.

Return to Summary Table.

Offset Adjustment for B-ADC / Foreground Calibration / INB± register (default from fuse ROM). This register is used for ADC core offset trimming. See the Trimming section for more details.

図 7-86. OADJ\_B\_FG0\_VINB Register

15	14	13	12	11	10	9	8	
	RESE	RVED		OADJ_B_FG0_VINB				
R/W-Undefined				R/W-Undefined				
7	6	5	4	3	2	1	0	
			OADJ_B_F	G0_VINB				
			R/W-Und	defined				

表 7-99. OADJ\_B\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	Undefined	Reserved
11-0	OADJ_B_FG0_VINB	R/W	Undefined	Offset adjustment value applied to B-ADC when it samples INB± using 0° clock phase and foreground calibration is enabled.

# 7.6.1.81 GAIN\_B0 Register (Address = 0x360) [reset = Undefined]

GAIN B0 is shown in 図 7-87 and described in 表 7-100.

Return to Summary Table.

Fine Gain Adjust for Bank 0 register (default from fuse ROM). This register adjusts the gain of the Bank 0 ADC.

図 7-87. GAIN\_B0 Register




表 7-100. GAIN\_B0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	Undefined	Reserved
4-0	GAIN_B0	R/W	Undefined	Fine gain adjustment for bank 0.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 7.6.1.82 GAIN\_B1 Register (Address = 0x361) [reset = Undefined]

GAIN\_B1 is shown in 図 7-88 and described in 表 7-101.

Return to Summary Table.

Fine Gain Adjust for Bank 1 register (default from fuse ROM). This register adjusts the gain of the Bank 1 ADC.

# 図 7-88. GAIN\_B1 Register

7	6	5	4	3	2	1	0		
RESERVED				GAIN_B1					
R/W-Undefined					R/W-Undefined				

# 表 7-101. GAIN\_B1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	Undefined	Reserved
4-0	GAIN_B1	R/W	Undefined	Fine gain adjustment for bank 1.

# 7.6.1.83 GAIN\_B4 Register (Address = 0x364) [reset = Undefined]

GAIN\_B4 is shown in 図 7-89 and described in 表 7-102.

Return to Summary Table.

Fine Gain Adjust for Bank 4 register (default from fuse ROM). This register adjusts the gain of the Bank 4 ADC.

### 図 7-89. GAIN\_B4 Register

7	6	5	4	3	2	1	0
	RESERVED				GAIN_B4		
R/W-Undefined					R/W-Undefined		

# 表 7-102. GAIN\_B4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	Undefined	Reserved
4-0	GAIN_B4	R/W	Undefined	Fine gain adjustment for bank 4.



# 7.6.1.84 GAIN\_B5 Register (Address = 0x365) [reset = Undefined]

GAIN\_B5 is shown in 図 7-90 and described in 表 7-103.

Return to Summary Table.

Fine Gain Adjust for Bank 5 register (default from fuse ROM). This register adjusts the gain of the Bank 5 ADC.

# 図 7-90. GAIN\_B5 Register

7	6	5	4	3	2	1	0	
RESERVED			GAIN_B5					
R/W-Undefined					R/W-Undefined			

# 表 7-103. GAIN\_B5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	Undefined	Reserved
4-0	GAIN_B5	R/W	Undefined	Fine gain adjustment for bank 5.

Product Folder Links: ADC12DL3200

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# **Application and Implementation**

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The ADC12DL3200 can be used in a wide range of applications including radar, electronic warfare, satellite communications, test equipment (communications testers and oscilloscopes) and software-defined radios (SDRs). The wide input bandwidth enables direct RF sampling to at least 10 GHz and the high sampling rate allows signal bandwidths of greater than 3 GHz. The ADC12DL3200 can also be DC-coupled to meet the needs of oscilloscopes or wideband digitizers. The \*\*\textstyle=\texts

### 8.2 Typical Applications

#### 8.2.1 Wideband RF Sampling Receiver

This section demonstrates the use of the ADC12DL3200 as a wideband RF sampling receiver. The solution is flexible and can be used as either a 2-channel receiver (such as a diversity receiver) or as a single channel allowing double the signal bandwidth. The ADC is driven by single-ended RF amplifiers and the conversion to differential signaling is achieved by a transformer (balun). The ADC12DL3200 uses a low-latency LVDS interface in order to achieve quick event detection for latency-sensitive applications.




図 8-1. Typical Configuration for Wideband RF Sampling

#### 8.2.1.1 Design Requirements

### 8.2.1.1.1 Input Signal Path

Use appropriate band-limiting filters to reject unwanted frequencies in the input signal path.

A 1:2 balun transformer is needed to convert the  $50-\Omega$ , single-ended signal to  $100-\Omega$  differential for input to the ADC. The balun outputs can be either AC-coupled, or directly connected to the ADC differential inputs, which are terminated internally to GND.

Drivers must be selected to provide any needed signal gain and that have the necessary bandwidth capabilities.

In general, baluns must be selected to cover the needed frequency range, have a 1:2 impedance ratio, and have acceptable gain and phase balance over the frequency range of interest. Mount baluns with poor differential output return loss as close to the ADC inputs as possible to avoid ripples in the frequency response at high input frequencies. Resistive attenuators (Pi- or T-type) can also help dampen ripples caused by poor return loss. 表 8-1 lists a number of recommended baluns for different frequency ranges.

	₽X U-1. INECUIIII	nended Daluns		
PART NUMBER	MANUFACTURER <sup>(1)</sup>	MANUFACTURER <sup>(1)</sup> MINIMUM FREQUENCY (MHz)		
BAL-0009SMG	Marki Microwave	0.5	9000	
BAL-0208SMG	Marki Microwave	2000	8000	
TCM2-43X+	Mini-Circuits	10	4000	
TCM2-33WX+	Mini-Circuits	10	3000	
B0430J50100AHF	Anaren	400	3000	

表 8-1. Recommended Baluns

#### 8.2.1.1.2 Clocking

The ADC12DL3200 clock inputs must be AC-coupled to the device to ensure rated performance. The clock source must have extremely low jitter (integrated phase noise) to enable rated performance. Recommended clock synthesizers include the LMX2594, LMX2592, and LMX2582.

For multi-device synchronization the data converter system (ADC plus FPGA) requires a SYSREF signal in addition to the device (sampling) clock, which is similar to that used for JESD204B converters. Therefore, JESD204B-compatible clock devices are a good choice for clocking the ADC12DL3200. The LMK04832, LMK04828, LMK04826, and LMK04821 devices are suitable to generate these clocks. Depending on the ADC clock frequency and jitter requirements, this device can also be used as the system clock synthesizer or as a device clock and SYSREF distribution device when multiple ADC12DL3200 devices are used in a system.

#### 8.2.1.2 Detailed Design Procedure

Certain component values used in conjunction with the ADC12DL3200 must be calculated based on system parameters. Those items are covered in this section.

#### 8.2.1.2.1 Calculating Values of AC-Coupling Capacitors

AC-coupling capacitors are used in the input CLK± pair. The capacitor values must be large enough to address the lowest frequency signals of interest, but not so large as to cause excessively long startup biasing times, or unwanted parasitic inductance.

The minimum capacitor value can be calculated based on the lowest frequency signal that is transferred through the capacitor. Given a 50- $\Omega$ , single-ended clock or data path impedance, good practice is to set the capacitor impedance to be less than 1  $\Omega$  at the lowest frequency of interest. This setting ensures minimal impact on signal level at that frequency. For the CLK± path, the minimum-rated clock frequency is 800 MHz. Therefore, the minimum capacitor value can be calculated from:

$$Z_{C} = 1/(2 \times \pi \times f_{CLK} \times C)$$
(3)

<sup>(1)</sup> See the セクション 8 section.

Setting  $Z_c = 1 \Omega$  and rearranging gives:


$$C = 1/(2 \times \pi \times 800 \text{ MHz} \times 1 \Omega) = 199 \text{ pF}$$
 (4)

Therefore, a capacitance value of at least 199 pF is needed to provide the low-frequency response for the CLK± path. If the minimum clock frequency is higher than 800 MHz, this calculation can be revisited for that frequency. Capacitors must also be selected for good response at high frequencies, usually identified by low inductance or high self-resonance frequency, and with dimensions that match the high-frequency signal traces they are connected to. Capacitors of the 0201 size are frequently well-suited to these applications.

### 8.2.1.3 Application Curves

The ADC12DL3200 can be used in either dual-channel mode or single-channel mode to suit different applications and system architectures. ☒ 8-2 and show operation with a 497.77-MHz input signal in the following configurations:

- 6.4 GSPS, single-channel mode (DES\_EN = 1), four LVDS buses (LDEMUX = 1), and staggered output data (LALIGNED = 0)
- 3.2 GSPS, dual-channel mode (DES\_EN = 0), four LVDS buses (LDEMUX = 1), and staggered output data (LALIGNED = 0)



### 8.2.2 Reconfigurable Dual-Channel, 2.5-GSPS or Single-Channel, 5.0-GSPS Oscilloscope

This section demonstrates the use of the ADC12DL3200 in a reconfigurable oscilloscope. The oscilloscope can operate as a dual-channel oscilloscope running at 2.5 GSPS or can be reconfigured through SPI programming as a single-channel, 5-GSPS oscilloscope. This reconfigurable setup allows tradeoffs between the number of channels and the sampling rate of the oscilloscope as needed without changing the hardware. Set the input bandwidth to the desired maximum signal bandwidth through the use of an antialiasing, low-pass filter. Digital filtering can then be used to reconfigure the analog bandwidth as required. For instance, the maximum bandwidth can be set to 1 GHz for use during pulsed transient detection and then reconfigured to 100 MHz through digital filtering for low-noise, power-supply ripple observation.  $\boxtimes$  8-4 shows the application block diagram for a reconfigurable oscilloscope.

Product Folder Links: ADC12DL3200






図 8-4. Typical Configuration for a Reconfigurable Oscilloscope

### 8.2.2.1 Design Requirements

#### 8.2.2.1.1 Input Signal Path

Most oscilloscopes are required to be DC-coupled in order to monitor DC or low-frequency signals. This requirement forces the design to use DC-coupled, fully differential amplifiers to convert from single-ended signaling at the front panel to differential signaling at the ADC. This design uses two differential amplifiers. The first amplifier shown in 🗵 8-4 is the LMH5401 that converts from single-ended to differential signaling. The LMH5401 interfaces with the front panel through a programmable termination network and has an offset adjustment input. The amplifier has an 8-GHz, gain-bandwidth product that is sufficient to support a 1-GHz bandwidth oscilloscope. A second amplifier, the LMH6401, comes after the LMH5401 to provide a digitally programmable gain control for the oscilloscope. The LMH6401 supports a gain range from -6 dB to 26 dB in 1dB steps. If gain control is not necessary or is performed in a different location in the signal chain, then this amplifier can be replaced with a second LMH5401 for additional fixed gain or omitted altogether.

The input of the oscilloscope contains a programmable termination block that is not covered in detail here. This block enables the front-panel input termination to be programmed. For instance, many oscilloscopes allow the termination to be programmed as either 50- $\Omega$  or 1-M $\Omega$  to meet the needs of various applications. A 75- $\Omega$ termination can also be desired to support cable infrastructure use cases. This block can also contain an option for DC blocking to remove the DC component of the external signal and therefore pass only AC signals.

A precision digital-to-analog converter (DAC) is used to configure the offset of the oscilloscope front-end to prevent saturation of the analog signal chain for input signals containing large DC offsets. The DAC8560 is shown in 🗵 8-4 along with signal-conditioning amplifiers OPA703 and LMH6559. The first differential amplifier, LMH5401, is driven by the front panel input circuitry on one input, and the DC offset bias on the second input. The impedance of these driving signals must be matched at DC and over frequency to ensure good even-order harmonic performance in the single-ended to differential conversion operation. The high bandwidth of the LMH6559 allows the device to maintain low impedance over a wide frequency range.

An antialiasing, low-pass filter is positioned at the input of the ADC to limit the bandwidth of the input signal into the ADC. This amplifier also band-limits the front-end noise to prevent aliased noise from degrading the signalto-noise ratio of the overall system. Design this filter for the maximum input signal bandwidth specified by the

Product Folder Links: ADC12DL3200

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



oscilloscope. The input bandwidth can then be reconfigured through the use of digital filters in the FPGA or ASIC to limit the oscilloscope input bandwidth to a bandwidth less than the maximum.

#### 8.2.2.1.2 Clocking

The ADC12DL3200 clock inputs must be AC-coupled to the device to ensure rated performance. The clock source must have extremely low jitter (integrated phase noise) to enable rated performance. Recommended clock synthesizers include the LMX2594, LMX2592, and LMX2582.

For multi-device synchronization or deterministic latency the data converter system (ADC plus FPGA) requires a SYSREF signal in addition to the device (sampling) clock, which is similar to that used for JESD204B converters. Therefore, JESD204B compatible clock devices are a good choice for clocking the ADC12DL3200. The LMK04832, LMK04828, LMK04826, and LMK04821 devices are suitable to generate these clocks. Depending on the ADC clock frequency and jitter requirements, this device can also be used as the system clock synthesizer or as a device clock and SYSREF distribution device when multiple ADC12DL3200 devices are used in a system.

#### 8.2.2.1.3 The ADC12DL3200


The ADC12DL3200 is ideally suited for oscilloscope applications. The ability to tradeoff channel count and sampling speed allows designers to build flexible hardware to meet multiple needs. This flexibility saves development time and cost, allows hardware reuse for various projects, and enables software upgrade paths for additional functionality. The low code-error rate eliminates concerns about undesired time-domain glitches or sparkle codes. This rate makes the ADC12DL3200 a perfect fit for long-duration transient detection measurements and reduces the probability of false triggers. The input common-mode voltage of 0 V allows the driving amplifiers to use equal split power supplies that center the amplifier output common-mode voltage at 0 V and eliminates the need for common-mode voltage shifting before the ADC inputs. The high input bandwidth of the ADC12DL3200 simplifies the design of the driving amplifier circuit and antialiasing, low-pass filter. The use of dual-edge sampling (DES) in single-channel mode eliminates the need to change the clock frequency when switching between dual- and single-channel modes and simplifies synchronization by relaxing the setup and hold timing requirements of SYSREF. The t<sub>AD</sub> adjust circuit allows the user to time-align the sampling instances of multiple ADC12DL3200 devices.



#### 8.2.2.2 Application Curves

The following application curves demonstrate performance and results only of the ADC. The amplifier front-end is not included in these measurements. 🗵 8-5 to 🗵 8-11 illustrate the following configurations and measurements:

- 12-bit, 5-GSPS, single-channel oscilloscope
  - Idle-channel noise (no input)
  - 40-MHz, square-wave time domain
  - 200-MHz, sine-wave time domain
  - 200-MHz, sine-wave frequency domain (FFT)
- 12-bit, 2.5-GSPS, dual-channel oscilloscope
  - Idle-channel noise (no input)
  - 40-MHz, square-wave (channel B) and 200-MHz, sine-wave (channel A) time domain
  - 40-MHz, square-wave (channel B) time domain and 200-MHz, sine-wave (channel A) frequency domain (FFT)



GSPS, Single-Channel Oscilloscope

(FFT) for 5-GSPS, Single-Channel Oscilloscope




図 8-9. Idle-Channel Noise (No Input) for 2.5-GSPS, Dual-Channel Oscilloscope




図 8-10. 200-MHz, Sine-Wave (Channel A) and 40-MHz, Square-Wave (Channel B) Time Domain for 5-GSPS, Single-Channel Oscilloscope




図 8-11. 200-MHz, Sine-Wave (Channel A) Frequency Domain (FFT) and 40-MHz, Square-Wave (Channel B) Time Domain for 5-GSPS, Single-Channel Oscilloscope



### 8.3 Initialization Set Up

The device requires a specific startup and alignment sequence. The general order of that sequence is listed in the following steps.

- 1. Power-up or reset the device.
- 2. Apply a stable device CLK signal at the desired frequency.
- 3. Program LVDS\_EN = 0 to stop the LVDS state machine and allow setting changes.
- 4. Program CAL\_EN = 0 to stop the calibration state machine and allow setting changes.
- 5. Program the LMODE register to the desired LVDS output mode.
- 6. Program SYNC SEL as needed. Choose SYNCSE or the TMSTP± differential inputs.
- 7. Configure device calibration settings as desired. Select foreground or background calibration modes and offset calibration as needed.
- 8. Program CAL\_EN = 1 to enable the calibration state machine.
- 9. Enable overrange via OVR\_EN and adjust settings if desired.
- 10. Program LVDS EN = 1 to enable the LVDS interface and allow the receiver to initialize.
- 11. Assert the SYNC signal (set by SYNC\_SEL) if required to send the strobe signal or user-defined pattern.
- 12. Program CAL SOFT TRIG = 0.
- 13. Program CAL\_SOFT\_TRIG = 1 to initiate a calibration.

# 8.4 Power Supply Recommendations

The device requires two different power-supply voltages. 1.9 V DC is required for the VA19 power bus and 1.1 V DC is required for the VA11 and VD11 power buses. VLVDS can be set to any voltage between 1.9 V and 1.1 V. The LVDS output driver common-mode voltage tracks the VLVDS supply voltage. In general, a 1.9-V supply voltage for VLVDS can be used for standard LVDS receivers.

The power-supply voltages must be low noise and provide the needed current to achieve rated device performance.

There are two recommended power-supply architectures:

- 1. Step down using high-efficiency switching converters, followed by a second stage of regulation to provide switching noise reduction and improved voltage accuracy.
- Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach
  provides the best efficiency, but care must be taken to ensure switching noise is minimized to prevent
  degraded ADC performance.

TI WEBENCH® Power Designer can be used to select and design the individual power-supply elements needed: see the WEBENCH® Power Designer

Recommended switching regulators for the first stage include the TPS62085, TPS82130, TPS62130A, and similar devices.


Recommended low dropout (LDO) linear regulators include the TPS7A7200, TPS74401, and similar devices.

For the switcher only approach, the ripple filter must be designed with a notch frequency that aligns with the switching ripple frequency of the DC/DC converter. Make a note of the switching frequency reported from WEBENCH® and design the EMI filter and capacitor combination to have the notch frequency centered as needed.  $\boxtimes$  8-12 and  $\boxtimes$  8-13 illustrate the two approaches. Do not share VLVDS with the analog supply voltages in order to prevent digital switching noise from coupling into the analog signal chain. If VLVDS must be shared with either VA11 or VA19, apply careful power supply filtering to limit digital noise at the analog supply pins.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated






FB = ferrite bead filter.

図 8-12. LDO Linear Regulator Approach Example





Ripple Filter Notch Frequency to Match Fs of Buck Converter FB = Ferrite Bead Filter

Ripple filter notch frequency to match the fs of the buck converter.

FB = ferrite bead filter.

図 8-13. Switcher-Only Approach Example

#### 8.4.1 Power Sequencing

The voltage regulators must be sequenced using the power-good outputs and enable inputs to ensure that the Vx11 regulator is enabled after the VA19 supply is good. Similarly, as soon as the VA19 supply drops out of regulation on power-down, the Vx11 regulator is disabled.

The general requirement for the ADC is that VA19 ≥ Vx11 during power-up, operation, and power-down.

TI also recommends that VA11 and VD11 are derived from a common 1.1-V regulator. This recommendation ensures that all 1.1-V blocks are at the same voltage, and no sequencing problems exist between these supplies. Also use ferrite bead filters to isolate any noise on the VA11 and VD11 buses from affecting each other. If VA11 and VD11 are powered from separate regulators, then the device is sensitive to voltage drops that affect the VA11 input. In this case, if the VA11 voltage is brought down below 0.6 V, the device must be reset through the SOFT\_RESET bit in the CONFIG\_A register.

VLVDS can be powered up independently of the other supplies.

### 8.5 Layout

# 8.5.1 Layout Guidelines

There are many critical signals that require specific care during board design:

- 1. Analog input signals
- 2. CLK and SYSREF
- 3. LVDS data outputs at up to 1.6 Gbps

142 Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

a.

- 4. Power connections
- 5. Ground connections

Items 1 and 2 must be routed for excellent signal quality at high frequencies. Use the following general practices for these signals:

- 1. Route using loosely coupled  $100-\Omega$  differential traces. This routing minimizes impact of corners and length-matching serpentines on pair impedance.
- 2. Provide adequate pair-to-pair spacing to minimize crosstalk.
- 3. Provide adequate ground plane pour spacing to minimize coupling with the high-speed traces.
- 4. Use smoothly radiused corners. Avoid 45- or 90-degree bends.
- 5. Incorporate ground plane cutouts at component landing pads to avoid impedance discontinuities at these locations. Cutout below the landing pads on one or multiple ground planes to achieve a pad size or stackup height that achieves the needed 50-Ω, single-ended impedance.
- 6. Avoid routing traces near irregularities in the reference ground planes. Irregularities include ground plane clearances associated with power and signal vias and through-hole component leads.
- 7. Provide symmetrically located ground tie vias adjacent to any high-speed signal vias.
- 8. When high-speed signals must transition to another layer using vias, transition as far through the board as possible (top to bottom is best case) to minimize via stubs on top or bottom of the vias. If layer selection is not flexible, use back-drilled or buried, blind vias to eliminate stubs.

The LVDS data outputs must be routed with sufficient signal quality using the following general practices:

- 1. Route using tightly coupled  $100-\Omega$  differential traces to minimize the routing area and decrease crosstalk between adjacent data pairs.
- 2. Use smoothly radiused corners or 45-degree bends. Avoid 90-degree bends.
- 3. Avoid routing traces near irregularities in the reference ground planes. Irregularities include ground plane clearances associated with power and signal vias and through-hole component leads.
- 4. Provide symmetrically located ground tie vias adjacent to any high-speed signal vias.
- 5. Data, clock, and strobe pairs must be sufficiently delay matched to provide adequate timing margin at the receiver. If routing on multiple layers, trace lengths must be compensated for the delay mismatch introduced by the effective dielectric constant of each layer.

In addition, TI recommends performing signal quality simulations of the critical signal traces before committing to fabrication. Perform insertion loss, return loss, and time domain reflectometry (TDR) evaluations.

The power and ground connections for the device are also very important. These rules must be followed:

- 1. Provide low-resistance connection paths to all power and ground pins.
- 2. Use multiple power layers if necessary to access all pins.
- 3. Avoid narrow isolated paths that increase connection resistance.
- 4. Use a signal, ground, or power circuit board stackup to maximum coupling between the ground and power planes.

#### 8.5.2 Layout Example

☑ 8-14 to ☑ 8-16 provide examples of the critical traces routed on the device evaluation module (EVM). ☑ 8-17 provides an example printed circuit board (PCB) layer stackup.

Product Folder Links: ADC12DL3200






図 8-14. Top Layer Routing: Analog Inputs, CLK and SYSREF, DA0-3, DB0-3




図 8-15. GND1 Cutouts to Optimize Impedance of Component Pads







図 8-16. Bottom Layer Routing: Additional CLK Routing, DA4-7, DB4-7



1/4 oz Copper on L1 and L14 1/2 oz Copper on L2, L3, L4, L5, L10, L11, L12 and L13 1 oz Copper on L6, L7, L8 and L9  $100-\Omega$  differential signaling on SIG layers Finished thickness is 0.0620" including plating and solder mask

図 8-17. Example PCB Stackup



# 8 Device and Documentation Support

# 8.1 Device Support

# 8.1.1 Development Support

WEBENCH® Power Designer

# 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受 け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細 については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 8.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 8.4 商標

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

# 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: ADC12DL3200

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 16-Aug-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC12DL3200ACF	ACTIVE	FCBGA	ACF	256	90	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADC12DL32	Samples
ADC12DL3200ALJ	ACTIVE	FCBGA	ALJ	256	90	Non-RoHS & Green	Call TI	Level-3-220C-168 HR	-40 to 85	ADC12DL32Z	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 16-Aug-2023



www.ti.com 17-Aug-2023

## **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
ADC12DL3200ACF	ACF	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
ADC12DL3200ALJ	ALJ	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2






#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Pb-Free die bump and solder ball.
- 4. The lids are electrically floating (e.g. not tied to GND).






NOTES: (continued)

5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The lids are electrically floating (e.g. not tied to GND).






NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated