





BQ25150 JAJSGX5C - JULY 2018 - REVISED APRIL 2023

# BQ25150 I<sup>2</sup>C 制御1 セル 500mA リニア・チャージャ、10nA シップ・モード、 高度なパワー・パス管理および制御、ADC、LDO 付き

# 1 特長

**TEXAS** 

INSTRUMENTS

- 1.25mA~500mA の高速充電電流範囲に対応したリ ニア・バッテリ充電器
  - 0.5% 精度の I<sup>2</sup>C プログラム可能なバッテリ・レギュ レーション電圧 (3.6V~4.6V の範囲で 10mV 刻 み)
  - 終了電流を最小 0.5mA に設定可能
  - 入力耐圧 20V で、標準的な入力電圧動作範囲は 3.4V~5.5V
  - 熱充電プロファイルをプログラム可能、ホット、ウォ ーム、クール、コールドの各スレッショルドを設定可 能
- システム電源およびバッテリ充電用のパワー・パスの管 理
  - 動的なパワー・パス管理により、弱いアダプタからの 充電を最適化
  - 高度な I<sup>2</sup>C 制御により、ホストは必要に応じてバッ テリまたはアダプタを切り離し可能
- I<sup>2</sup>C により負荷スイッチまたは最大 150mA の LDO 出 力を設定可能
  - 0.6V~3.7V の範囲で 100mV 刻みでプログラム可 能
- 非常に低い lddg によりバッテリ駆動時間を延長
  - シップ・モードのバッテリ lg:10nA
  - システム駆動時 (PMID および VDD がオン)の lg:400nA
- 押しボタン1つによる可変タイマ付きウェイクアップお よびリセット入力
  - システム電源サイクルおよび HW リセットをサポート
- 16 ビット ADC
  - 充電電流、バッテリ・サーミスタ、バッテリ電圧、入力 電圧、システム (PMID) 電圧の監視
  - 汎用 ADC 入力
- 常時オンの 1.8V VDD LDO で最大 10mA の負荷を サポート
- 20 ピンの 2mm x 1.6mm CSP パッケージ
- ソリューション全体のサイズ:12mm<sup>2</sup>

# 2 アプリケーション


- ヘッドセット、イヤホン、補聴器
- スマート・ウォッチおよびフィットネス機器
- 患者モニタおよび携帯用医療機器

# 3 概要

BQ25150 は高度に統合されたバッテリ充電管理 IC で、 充電器、出力電圧レール、バッテリおよびシステム監視用 の ADC、押しボタン・コントローラなど、ウェアラブル・デバ イスの最も一般的な機能を内蔵しています。


製品情報				
部品番号 <sup>(1)</sup>	パッケージ	本体サイズ (公称)		
BQ25150	DSBGA (20)	2.00mm × 1.60mm		

利用可能なすべてのパッケージについては、データシートの末尾 (1) にある注文情報を参照してください。



簡略回路図

12 mm<sup>2</sup> Solution Size



0402 Component footprint with 0.2mm pitch Pull up and TS resistors not included

ソリューション面積



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



# **Table of Contents**

1	特長	1
2	アプリケーション	.1
	概要	
	Revision History	
5	概要 (続き)	4
6	Device Key Default Settings	5
7	Pin Configuration and Functions	6
8	Specifications	8
	8.1 Absolute Maximum Ratings	8
	8.2 ESD Ratings	
	8.3 Recommended Operating Conditions	
	8.4 Thermal Information	
	8.5 Electrical Characteristics	
	8.6 Timing Requirements1	
	8.7 Typical Characteristics1	
9	Detailed Description1	
	9.1 Overview1	
	9.2 Functional Block Diagram1	
	9.3 Feature Description1	7

9.4 Device Functional Modes	36
9.5 Register Map	
10 Application and Implementation	
10.1 Application Information	
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	102
12.1 Layout Guidelines	102
12.2 Layout Example	102
13 Device and Documentation Support	103
13.1 Device Support	103
13.2 Documentation Support	103
13.3ドキュメントの更新通知を受け取る方法	103
13.4 サポート・リソース	103
13.5 Trademarks	
13.6 静電気放電に関する注意事項	103
13.7 用語集	103
14 Mechanical, Packaging, and Orderable	
Information	103

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision B (February 2019) to Revision C (April 2023)	Page
•	タイトル説明を変更	1
•	Added Key Device Default Settings Table	
•	Added clarification to LP pin description	6
•	Added clarification to ADCIN pin description	6
•	Changed maximum recommended PMID output current	8
•	Changed maximum R <sub>ON(BAT-PMID)</sub> in Electrical Characteristics	9
•	Changed t <sub>HW RESET WD</sub> test conditions and MAX value	12
•	Changed t <sub>RESET_WARN</sub> and t <sub>HW_RESET</sub> parameters	12
•	Changed Input Voltage Based Dynamic Power Management (VINDPM) and Dynamic Power Path	
	Management (DPPM)section to simplify description	20
•	Added clarification to ADC functionality when VIN is present	23
•	Added clarification to ADC %ICHARGE reading	
•	Added more details to the ADC Programmable Comparator description	
•	Deleted incorrect reference to LS_CTRL pin and updated description	25
•	Added clarification on LDO voltage programmability	25
•	Updated 🗵 9-3	26
•	Changed t <sub>HW_RESET_WARN</sub> to t <sub>RESET_WARN</sub> and VIN presence to valid VIN presence in セクション 9.3.7.2.	27
•	Added clarification to TS biasing operation	32
•	Deleted as well from セクション 9.4.1 description	
•	Added link to BQ25150 Setup Guide and Setup Guide Tool	
•	Changed registers 0x42 to 0x4F from R/W-X to R-X and R/W to R for type	
•	Changed IBAT_OCP_ILIM 2b10 setting description from 1500 mA to Disabled	
•	Added clarification to TS_EN bit functionality	
•	Changed from TS to ground to from IMAX to ground in セクション 10.2.2.3	
•	Added TS Biasing Figure	
•	Added VINLS bypass capacitor layout guideline	



С	hanges from Revision A (October 2018) to Revision B (February 2019)	Page
•	タイトルから 12 ビットを削除	1
•	制限付きから公開に変更	
•	Changed ADC reported resolution TYP value from 12 to 16	
•	Changed T <sub>SHUTDOWN</sub> TYP value from 115°C to 125°C	
•	Changed PUSHBUTTON TIMERS (/MR) number of decimal points in MIN/MAX from 3 to 2	
•	Deleted t <sub>DGL SC</sub> parameter	12
•	Deleted t <sub>DGL_SC</sub> parameter Deleted t <sub>LP_ENTRY</sub> parameter	12
•	Changed default state description for watchdog in セクション 9.3.2.2	<mark>21</mark>
•	Deleted 12-Bit from セクション 9.3.3	
•	Changed LS/LDO1 to V <sub>LSLDO</sub> in セクション 9.3.5	
•	Added セクション 9.3.8	
•	Changed THERM_REG_2:0 reset value in セクション 9.5.1.18	
•	Changed 1_ADCALARM_ABOVE in 表 9-51	
•	Changed 2_ADCALARM_ABOVE in 表 9-53	40
•	Changed 3_ADCALARM_ABOVE in 表 9-55	
С	hanges from Revision * (July 2018) to Revision A (October 2018)	Page
•	「事前情報」から「量産データ」に変更	1



# 5 概要 (続き)

BQ25150 IC にはリニア充電器が内蔵されており、小型のバッテリを迅速かつ正確に充電できます。最大 500mA の充電 電流と、最小 0.5mA の終了電流をサポートしており、最大限の充電が可能です。バッテリは、標準のリチウムイオン充電 プロファイルを使用して、プリチャージ、定電流、定電圧レギュレーションの 3 つのフェーズで充電されます。

デバイスには高度なパワー・パス管理および制御機能が内蔵されているため、貧弱なアダプタでも、システムへ電力を供給すると同時に、バッテリを充電できます。また、ホストは1<sup>2</sup>C 経由でパワー・パスを制御でき、物理的な取り外しを行わずに、入力アダプタやバッテリからホストを切断できます。単一の押しボタン入力により、ボタン・コントローラ IC を別個に追加する必要がなくなり、ソリューションの合計フットプリントが小さくなります。この押しボタン入力は、ウェイク機能やシステムのリセットにも使用できます。実効 12 ビットの ADC により、正確なバッテリ電圧監視が可能であり、バッテリの健全性を監視するための低 Iq 測定に使えます。また、TS ピンに接続されるサーミスタや、ADCIN ピン経由の外部システムの信号を使用して、バッテリ温度を測定することもできます。動作時およびシャットダウン時の静止電流が小さいため、最大のバッテリ駆動時間が得られます。入力電流制限、充電電流、LDO 出力電圧、その他のパラメータは、I<sup>2</sup>C インターフェイスによりプログラム可能なため、BQ25150 は非常に柔軟な充電ソリューションとなっています。電圧ベースの JEITA 互換 (または標準の HOT/COLD) バッテリパック・サーミスタ監視入力 (TS) が含まれており、バッテリの温度を監視しながら、バッテリが充電中に安全な温度範囲を逸脱しないよう、充電パラメータを自動的に変更します。温度スレッショルドは1<sup>2</sup>C からもプログラム可能なため、ホストは熱充電プロファイルをカスタマイズ可能です。充電器は 5V USB 入力に対して最適化されており、ラインの過渡電圧に耐えられるように耐圧の絶対最大定格は 20V です。また、デバイスにはリニア・レギュレータも内蔵されており、無線やプロセッサ用に低ノイズのレールを提供し、1<sup>2</sup>C 経由で独立にソースおよび制御が可能です。





# 6 Device Key Default Settings

DEFAULT SETTING	BQ25150	BQ25155
Fast Charge Current (I <sub>CHARGE</sub> )	10 mA	10 mA
Pre-Charge Current (I <sub>PRECHARGE</sub> )	2.5 mA	2.5 mA
Termination Current (I <sub>TERM</sub> )	10% of ICHARGE	10% of ICHARGE
Input Current Ljmit (I <sub>ILIM</sub> )	100 mA	500 mA
VIN DPM	Enabled	Disabled
LDO Output Voltage (V <sub>LDO</sub> )	1.8 V	1.8 V
Ship Mode Wake Timer	2 seconds	0.125 seconds
DEVICE_ID	0x20h	0x35h



## 7 Pin Configuration and Functions





#### 表 7-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	BESCRIFTION		
IN	A1	I	DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with at least 1 $\mu$ F of capacitance using a ceramic capacitor.		
PMID	A2, B2	I/O	High Side Bypass Connection. Connect at least 10- $\mu$ F ceramic capacitor (at least 3 $\mu$ F of ceramic capacitance with DC bias de-rating) from PMID to GND as close to the PMID and GND pins as possible. Note: Shorting PMID to IN pin is not recommended as it may cause arge discharge current from battery to IN if IN pin is not truly floating.		
GND	A4	PWR	Ground connection. Connect to the ground plane of the circuit.		
VDD	D1	0	Digital supply LDO. Connect at least 4.7-µF capacitor to ground.		
CE	C2	1	Charge Enable. Drive $\overline{CE}$ low or leave disconnected to enable charging when VIN is valid. Drive $\overline{CE}$ high to disable charge when VIN is present. $\overline{CE}$ is pulled low internally with 900-k $\Omega$ resistor. $\overline{CE}$ has no effect when VIN is not present.		
SCL	E3	I/O	$I^2C$ Interface Clock. Connect SCL to the logic rail through a 10-k $\Omega$ resistor.		
SDA	E2	I	$I^2C$ Interface Data. Connect SDA to the logic rail through a 10-k $\Omega$ resistor.		
LP	D3	1	Low Power Mode Enable. Drive this pin low to set the device in low power mode when powered by the battery. This pin must be driven high to allow I <sup>2</sup> C communication when VIN is not present. $\Box P$ is pulled low internally with 900-k $\Omega$ resistor. This pin has no effect when VIN is present.		
IMAX	C3	I	Connect a 10-k $\Omega$ or lower resistor to this pin to set the maximum allowable fast charge current. Must not be left floating.		
INT	D2	0	INT is an open-drain output that signals fault interrupts. When a fault occurs, a 128-µs pulse is sent out as an interrupt for the host. INT is enabled/disabled using the MASK_INT bit in the control register.		



### 表 7-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
ADCIN	C4	I	Input Channel to the ADC. Maximum ADC range 1.2 V. Leave floating or connect to ground if not used.	
MR	C1	I	anual Reset Input. $\overline{\text{MR}}$ is a general purpose input that must be held low for greater than $V_{\text{RESET}}$ to go into HW Reset and power cycle the output rails. If $\overline{\text{MR}}$ is also used to wake the device out of Ship Mode when pressed for at least $t_{\text{WAKE2}}$ . $\overline{\text{MR}}$ has in internal 125-k $\Omega$ II-up resistor to BAT.	
LS/LDO	D4	0	bad Switch or LDO output. Connect 2.2 $\mu$ F of ceramic capacitance to this pin to assure ability. Be sure to account for capacitance bias voltage derating when selecting the apacitor. If LDO is not to be used,, the pin may be shorted to VINLS	
VINLS	E4	I	nput to the Load Switch / LDO output. Connect at least 1 $\mu\text{F}$ of ceramic capacitance from his pin to ground.	
BAT	A3, B3	I/O	Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with at least 1 $\mu\text{F}$ of ceramic capacitance.	
тѕ	B4	I	Battery Pack NTC Monitor. Connect TS to a 10-k $\Omega$ NTC Thermistor in parallel to a 10-k $\Omega$ esistor. If TS function is not to be used connect a 5-k $\Omega$ resistor from TS to ground.	
PG	B1	0	Open-drain Power Good status indication output. $\overrightarrow{PG}$ is pulled to GND when VIN is above $V_{BAT}$ + $V_{SLP}$ and less than $V_{OVP}$ . $\overrightarrow{PG}$ is high-impedance when the input power is not within specified limits. Connect $\overrightarrow{PG}$ to the desired logic voltage rail using a 1-k $\Omega$ to 100-k $\Omega$ resistor, or use with an LED for visual indication. $\overrightarrow{PG}$ can also be configured through I <sup>2</sup> C as a push-button level shifted output ( $\overrightarrow{MR}$ ), where the output of the $\overrightarrow{PG}$ pin reflects the status of the $\overrightarrow{MR}$ input, but pulled up to the desired logic voltage rail using a 1-k $\Omega$ to 100-k $\Omega$ resistor. The $\overrightarrow{PG}$ pin can also be configured as a general purpose open drain output.	
VIO	E1	I	System IO supply. Connect to system IO supply to allow level shifting of input signals (SDA, SCL, LP and CE) to the device internal digital domain. Connect to VDD when external IO supply is not available.	



# 8 Specifications

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	IN	-0.3	20	V
Voltage	TS, ADCIN, IMAX, VDD	-0.3	1.95	V
	All other pins	-0.3	5.5	V
Current	IN	0	800	mA
	BAT, PMID	-0.5	1.5	A
	INT, ADCIN, PG	0	10	mA
Junction tem	iperature, T <sub>J</sub>	-40	125	°C
Storage tem	perature, T <sub>stg</sub>	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 8.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000		
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>BAT</sub>	Battery voltage range	2.4	4.6	V
V <sub>IN</sub>	Input voltage range	3.15	5.25 <sup>(1)</sup>	V
V <sub>INLS</sub>	LDO input voltage range	2.2	5.25 <sup>(1)</sup>	V
V <sub>IO</sub>	IO supply voltage range	1.2	3.6	V
V <sub>ADCIN</sub>	ADC input voltage range	0	1.2	V
I <sub>LDO</sub>	LDO output current	0	100	mA
I <sub>PMID</sub>	PMID output current	0	1	А
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C

(1) Based on minimum V<sub>OVP</sub> value. 5.5V under typical conditions

#### 8.4 Thermal Information

		BQ25152/56	
	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT
		20-PIN	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	36.1	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	°C/W



#### 8.4 Thermal Information (continued)

		BQ25152/56	
THERMAL METRIC <sup>(1)</sup>		YFP (DSBGA)	UNIT
		20-PIN	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Measured in BQ25150EVM board

#### **8.5 Electrical Characteristics**

#### $V_{IN}$ = 5V, $V_{BAT}$ = 3.6V. -40°C < $T_J$ < 125°C unless otherwise noted. Typical data at $T_J$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CU	JRRENTS					
		PMID_MODE= 01, V <sub>IN</sub> = 5V, V <sub>BAT</sub> = 3.6V			500	μA
I <sub>IN</sub>	Input supply current	$0^{\circ}$ C <t<sub>J &lt; 85°C , V<sub>IN</sub> = 5V, V<sub>BAT</sub> = 3.6V Charge Disabled</t<sub>		0.78	1.5	mA
I <sub>BAT_SHIP</sub>	Battery Discharge Current in Ship Mode	0°C <t<sub>J &lt; 60°C ,V<sub>IN</sub> = 0V , V<sub>BAT</sub> = 3.6V</t<sub>		10	150	nA
1	Battery Quiescent Current in Low-power	$0^{\circ}\text{C}$ <t_j <="" <math="" display="inline">60^{\circ}\text{C} ,V_IN = 0V , V_BAT = 3.6V, LDO Disabled</t_j>		0.46	1.2	μA
I <sub>BAT_LP</sub>	Mode	$0^{\circ}C < T_{J} < 60^{\circ}C$ , $V_{IN} = 0V$ , $V_{BAT} = 3.6V$ , LDO Enabled		1.7	3.5	μA
I <sub>BAT_ACTI</sub>	Rattory Quiescent Current in Active Mede	$0^{\circ}\text{C}$ <t_j ,v<sub="" 85^{\circ}\text{c}="" <="">IN = 0V , V<sub>BAT</sub> = 3.6V, LDO Disabled</t_j>		18	25	μA
VE	Battery Quiescent Current in Active Mode	0°C <t<sub>J &lt; 85°C ,V<sub>IN</sub> = 0V , V<sub>BAT</sub> = 3.6V, LDO Enabled</t<sub>		21	27	μA
POWER I	PATH MANAGEMENT AND INPUT CURRE					
R <sub>ON(IN-</sub> PMID)	Input FET ON resistance	I <sub>ILIM</sub> = 500mA (ILIM = 110), V <sub>IN</sub> = 5V, I <sub>IN</sub> = 150mA		280	520	mΩ
V <sub>BSUP1</sub>	Enter supplements mode threshold	V <sub>BAT</sub> > V <sub>BATUVLO</sub> ,	,	V <sub>PMID</sub> < V <sub>BAT</sub> – 40mV		mV
V <sub>BSUP2</sub>	Exit supplements mode threshold	V <sub>BAT</sub> > V <sub>BATUVLO</sub>	,	V <sub>PMID</sub> < V <sub>BAT</sub> – 20mV		mV
		Programmable Range	50		600	mA
		I <sub>ILIM</sub> = 50mA		45	50	mA
I <sub>ILIM</sub>	Input Current Limit	I <sub>ILIM</sub> = 100mA		90	100	mA
		I <sub>ILIM</sub> = 150mA		135	150	mA
		I <sub>ILIM</sub> = 500mA		450	500	mA
V <sub>IN DPM</sub>	Input DPM voltage threshold where current in reduced	Programmable Range	4.2		4.9	V
-	Accuracy		-3		3	%
BATTER	( CHARGER	· /			1	
V <sub>DPPM</sub>	PMID voltage threshold when charge current is reduced	V <sub>PMID</sub> - V <sub>BAT</sub>		200		mV
R <sub>ON(BAT-</sub> PMID)	Battery Discharge FET On Resistance	V <sub>BAT</sub> = 4.35V, I <sub>BAT</sub> = 100mA		100	135	mΩ
V	Charge Voltage	Programmable charge voltage range	3.6		4.6	V
VBATREG	Voltage Regulation Accuracy	$T_J = 25^{\circ}C$	0.5		0.5	%



## 8.5 Electrical Characteristics (continued)

# $V_{IN}$ = 5V, $V_{BAT}$ = 3.6V. -40°C < $T_J$ < 125°C unless otherwise noted. Typical data at $T_J$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CHARGE</sub>	Fast Charge Programmable Current Range	V <sub>LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	1.25		500	mA
	Fast Charge Current Accuracy	T <sub>J</sub> = 25°C, I <sub>CHARGE</sub> > 5mA	-5		5	%
PRECHAR	Precharge current	Precharge current programmable range	1.25		77.5	mA
GE	Precharge Current Accuracy	-40°C < T <sub>J</sub> < 85°C	-10		10	%
	Termination Charge Current	Termination Current Programmable Range	1		31	%
I <sub>TERM</sub>	A	T <sub>J</sub> = 25°C, I <sub>TERM</sub> = 10% I <sub>CHARGE</sub> , I <sub>CHARGE</sub> = 100mA	-5(1)		5 <sup>(1)</sup>	%
	Accuracy	$-10^{\circ}$ C < T <sub>J</sub> < 85°C, I <sub>TERM</sub> = 10% I <sub>CHARGE</sub> , I <sub>CHARGE</sub> = 100mA	-10 <sup>(1)</sup>		10 <sup>(1)</sup>	%
V <sub>LOWV</sub>	Programmable voltage threshold for pre- charge to fast charge transitions	VBAT rising. Programmable Range	2.8		3	V
V <sub>SHORT</sub>	Battery voltage threshold for short detection	VBAT falling, VIN = 5V	2.41	2.54	2.67	V
I <sub>SHORT</sub>	Charge Current in Battery Short Condition	V <sub>BAT</sub> < V <sub>SHORT</sub>	I	PRECHAR GE		mA
	Recharge Threshold voltage	V <sub>BAT</sub> falling, V <sub>BATREG</sub> = 4.2V, V <sub>RCH</sub> = 140mV setting		140		mV
V <sub>RCH</sub>		V <sub>BAT</sub> falling, V <sub>BATREG</sub> = 4.2V, V <sub>RCH</sub> = 200mV setting		200		mV
R <sub>PMID_PD</sub>	PMID pull-down resistance	V <sub>PMID</sub> = 3.6V		25		Ω
VDD						
V <sub>DD</sub>	VDD LDO output voltage	V <sub>BAT</sub> = 3.6V, V <sub>IN</sub> = 0V, 0 < I <sub>LOAD_VDD</sub> < 10mA		1.8		V
I <sub>LOAD_VD</sub>	Maximum VDD External load capability	V <sub>PMID</sub> > 3V			10	mA
LS/LDO						
	Input voltage range for Load switch Mode		0.8		5.5	V
V <sub>INLS</sub>	Input voltage range for LDO Mode		2.2 or V <sub>LDO</sub> + 500mV		5.5	V
	LDO propgrammable output voltage rnage		0.6		3.7	V
V <sub>LDO</sub>		T <sub>J</sub> = 25°C	-2		2	%
	LDO output accuracy	V <sub>LDO</sub> = 1.8V, V <sub>INLS</sub> =3.6V. I <sub>LOAD</sub> = 1mA	-3		3	%
ΔV <sub>OUT</sub> / ΔΙ <sub>ΟUT</sub>	DC Load Regulation	$0^{\circ}C < T_{J} < 85^{\circ}C$ , 1 mA < $I_{OUT} < 150$ mA, $V_{LDO} = 1.8V$		1.2		%
ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	DC Line Regulation	$0^{\circ}$ C < T <sub>J</sub> < 85°C, Over V <sub>INLS</sub> range, I <sub>OUT</sub> = 100mA, V <sub>LDO</sub> = 1.8V		0.5		%
		V <sub>INLS</sub> = 3.6V		250	450	mΩ
	Switch On resistance					
O R <sub>DSCH_LS</sub>		V <sub>INLS</sub> = 3.6V		40		Ω
R <sub>DOSN_LD</sub> 0 R <sub>DSCH_LS</sub> LDO I <sub>OCL_LDO</sub>		V <sub>INLS</sub> = 3.6V V <sub>LS/LDO</sub> = 0V	200	40 300		Ω mA
O R <sub>DSCH_LS</sub> LDO	Discharge FET On-resistance for LS		200			

#### 8.5 Electrical Characteristics (continued)

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V. -40°C < T<sub>J</sub> < 125°C unless otherwise noted. Typical data at T<sub>J</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolutio n	Bits reported by ADC			16		Bits
		ADC_SPEED = 00		24		ms
ADC CON	Conversion-time	ADC_SPEED = 01		12		ms
V	Conversion-time	ADC_SPEED = 10		6		ms
		ADC_SPEED = 11		3		ms
Resolutio n	Effective Resolution	ADC_SPEED = 00		12		Bits
		ADC_SPEED = 10		10		Bits
	ADC TS Accuracy	ADC_SPEED = 00, V <sub>TS</sub> = 0.4V, -10°C < T <sub>J</sub> < 85°C	-1 <sup>(1)</sup>		1(1)	%
Accuracy	ADC ADCIN Accuracy	ADC_SPEED = 00, V <sub>ADCIN</sub> = 0.4V, -10°C < T <sub>J</sub> < 85°C	-1 <sup>(1)</sup>		1(1)	%
	ADC VBAT Accuracy	ADC_SPEED = 00, V <sub>BAT</sub> = 4.2V, -10°C < T <sub>J</sub> < 85°C	-0.4		0.4	%
BATTERY	PACK NTC MONITOR	· J			I	
V <sub>НОТ</sub>	High temperature threshold	$V_{TS}$ falling, -10°C < T <sub>J</sub> < 85°C	0.182 <mark>(1)</mark>	0.185	0.189 <sup>(1)</sup>	V
VWARM	Warm temperature threshold	V <sub>TS</sub> falling, -10°C < T <sub>J</sub> < 85°C	0.262 <mark>(1)</mark>	0.265	0.268 <sup>(1)</sup>	V
V <sub>COOL</sub>	Cool temperature threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C	0.510 <mark>(1)</mark>	0.514	0.518 <sup>(1)</sup>	V
V <sub>COLD</sub>	Cold temperature threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C	0.581 <mark>(1)</mark>	0.585	0.589 <sup>(1)</sup>	V
V <sub>OPEN</sub>	TS Open threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C		0.9		V
V <sub>HYS</sub>	Threshold hysteresis			4.7		mV
TS BIAS	TS bias current	-10°C < T <sub>J</sub> < 85°C	78.4	80	81.6	μA
PROTECT	ΓΙΟΝ					
	-	V <sub>IN</sub> rising		3.4		V
V <sub>UVLO</sub>	IN active threshold voltage	V <sub>IN</sub> falling		3.25		V
	Battery undervoltage Lockout Threhshold Voltage	Programmable range, 150 mV Hysteresis	2.4		3	V
V <sub>BATUVLO</sub>	Accuracy		-3		3	%
D, II O V LO	Battery undervoltage Lockout Threhshold Voltage at Power Up	V <sub>BAT</sub> rising, V <sub>IN</sub> = 0V, T <sub>J</sub> = 25°C		3.15		V
V <sub>SLP_ENT</sub> RY	Sleep Entry Threshold (V <sub>IN</sub> - V <sub>BAT</sub> )	2.0V < V <sub>BAT</sub> < V <sub>BATREG</sub> , V <sub>IN</sub> falling		80		mV
V <sub>SLP_EXIT</sub>	Sleep Exit Threshold (V <sub>IN</sub> - V <sub>BAT</sub> )	2.0V < V <sub>BAT</sub> < V <sub>BATREG</sub>		130		mV
		V <sub>IN</sub> rising	5.35	5.5	5.8	V
V <sub>OVP</sub>	Input Supply Over Voltage Threshold	V <sub>IN</sub> falling (125mV hysteresis)		5.4		V
BAT_OCP	Batery Over Current Threshold Programmable range	I <sub>BAT_OCP</sub> increasing	1200		1600	mA
	Current Limit Accuracy		-30		30	%
T <sub>SHUTDO</sub> WN	Thermal shutdown trip point			125		°C
T <sub>HYS</sub>	Thermal shutdown trip point hysteresis			15		°C
<sup>2</sup> C INTEF	RFACE (SCL and SDA)					
2C Frequenc			100		400	kHz
V <sub>IL</sub>	Input Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			0.25 * V <sub>IO</sub>	V



## 8.5 Electrical Characteristics (continued)

#### $V_{IN}$ = 5V, $V_{BAT}$ = 3.6V. -40°C < T<sub>J</sub> < 125°C unless otherwise noted. Typical data at T<sub>J</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input High Threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V	0.75 * V <sub>IO</sub>			V
V <sub>OL</sub>	Output Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V, I <sub>LOAD</sub> = 5mA			0.25 * V <sub>IO</sub>	V
I <sub>LKG</sub>	High-level leakage Current	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			1	μA
/MR INPU	TL					
R <sub>PU</sub>	Internal pull up resistance		90	125	170	kΩ
V <sub>IL</sub>	/MR Input Low threshold level	V <sub>BAT</sub> > V <sub>BUVLO</sub>			0.3	V
/INT, /PG	OUTPUTS		1			
V <sub>OL</sub>	Output Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V, I <sub>LOAD</sub> = 5mA			0.25 * V <sub>IO</sub>	V
I <sub>LKG</sub>	/INT Hi level leakage Current	High Impedance, V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			1	μA
/CE, /LP INPUTS						
R <sub>PDOWN</sub>	/CE pull down resistance			900		kΩ
V <sub>IL</sub>	Input Low threshold level	V <sub>IO</sub> = 1.8V			0.45	V
VIH	/CE Input High Threshold level	V <sub>IO</sub> = 1.8V	1.35			V

(1) Based on Characterization Data

### 8.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY	CHARGE TIMERS				I	
t <sub>MAXCHG</sub>	Charge safety timer	Programmable range	180		720	min
t <sub>PRECHG</sub>	Precharge safety timer			0.25 *	t <sub>MAXCHG</sub>	
WATCHD	OG TIMERS					
t <sub>WATCHDO</sub> G_SW	SW Watchdog timer		25	50		S
t <sub>HW_RESE</sub> T_WD	HW reset watchdog timer	HWRESET_14S_WD = 1			14	S
LDO						
t <sub>ON_LDO</sub>	Turn ON time	100mA load, to 90% V <sub>LDO</sub>		500		μs
t <sub>OFF_LDO</sub>	Turn OFF time	100mA load, to 10% V <sub>LDO</sub>		30		μs
t <sub>PMID_LDO</sub> _DELAY	Delay between PMID and LDO enable during power up	Startup		20		ms
PUSHBU	TTON TIMERS (/MR)					
+	WAKE1 Timer. Time from /MR falling	MR_WAKE1_TIMER = 0	106	125	144	ms
t <sub>WAKE1</sub>	edge to INT being asserted.	MR_WAKE1_TIMER = 1	425	500	575	ms
+	WAKE2 Timer. Time from /MR falling	MR_WAKE2_TIMER = 0	0.85	1	1.15	s
t <sub>WAKE2</sub>	edge to INT being asserted.	MR_WAKE2_TIMER = 1	1.7	2	2.3	s
		MR_RESET_WARN = 00	0.42	0.5	0.58	s
RESET W	RESET_WARN Timer. Time prior to HW	MR_RESET_WARN = 01	0.85	1	1.15	s
ARN –	RESET or entering shipmode with MR press	MR_RESET_WARN = 10	1.27	1.5	1.73	s
		MR_RESET_WARN = 11	1.7	2	2.3	s
		MR_HW_RESET = 00	3.4	4	4.6	S
t <sub>HW RESE</sub>	HW RESET Timer. Time from /MR falling	MR_HW_RESET = 01	6.8	8	9.2	s
т	edge to HW Reset or PMID falling for shipmode entry	MR_HW_RESET = 10	8.5	10	11.5	S
	· •	MR_HW_RESET = 11	11.9	14	16.1	s




### 8.6 Timing Requirements (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		AUTOWAKE = 00	0.52	0.6	0.68	s
t <sub>RESTART(</sub>		AUTOWAKE = 01	1.05	1.2	1.35	s
	Reset to PMID power up	AUTOWAKE = 10	2.11	2.4	2.69	s
,		AUTOWAKE = 11	4.4	5	5.6	s
PROTEC	TION					
t <sub>DGL_SLP</sub>	Deglitch time for supply rising above $V_{SLP}$ + $V_{SLP\_HYS}$			120		μs
t <sub>DGL_OVP</sub>	Deglitch time for $V_{OVP}$ Threshold	VIN falling below V <sub>OVP</sub>		32		ms
t <sub>DGL_OCP</sub>	Battery OCP deglitch time			30		μs
t <sub>REC_SC</sub>	Recovery time, BAT Short Circuit during Discharge Mode			250		ms
t <sub>RETRY_SC</sub>	Retry window for PMID or BAT short circuit recovery			2		s
t <sub>DGL_SHT</sub> DWN	Deglitch time, Thermal shutdown	T <sub>J</sub> rising above T <sub>SHUTDOWN</sub>		10		μs
12C INTER	RFACE					
t <sub>WATCHDO</sub> G	I2C interface reset timer for host	When enabled		50		s
t <sub>I2CRESET</sub>	I2C interface inactive reset timer			500		ms
INPUT PI	NS (/CE and /LP)	·				
t <sub>LP_EXIT_I</sub> 2C	Time for device to exit Low-power mode and allow I <sup>2</sup> C communication	V <sub>IN</sub> = 0V.			1	ms



#### 8.7 Typical Characteristics

 $C_{IN}$  = 1 µF,  $C_{PMID}$ = 10 µF,  $C_{LSLDO}$  = 2.2 µF,  $C_{BAT}$  = 1 µF (unless otherwise specified)




Copyright © 2023 Texas Instruments Incorporated



### 8.7 Typical Characteristics (continued)

 $C_{IN}$  = 1  $\mu$ F,  $C_{PMID}$ = 10  $\mu$ F,  $C_{LSLDO}$  = 2.2  $\mu$ F,  $C_{BAT}$  = 1  $\mu$ F (unless otherwise specified)






# 9 Detailed Description

#### 9.1 Overview

The BQ25150 IC is a highly programmable battery management device that integrates a 500mA linear charger for single cell Li-lon batteries, a 12-bit effective ADC, a general purpose LDO that may be configured as a load switch, and a push-button controller. Through it's I<sup>2</sup>C interface the host may change charging parameters such as battery regulation voltage and charge current, and obtain detailed device status and fault information. The host may also read ADC measurements for battery and input voltage among other parameters, including the ADCIN pin voltage. The push-button controller allows the user to reset the system without any intervention from the host and wake up the device from Ship Mode.

#### 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 Linear Charger and Power Path

The BQ25150 IC integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 500 mA. In addition to the charge current, other charging parameters can be programmed through I<sup>2</sup>C such as the battery regulation voltage, pre-charge current, termination current, and input current limit current.

The power path allows the system to be powered from PMID, even when the battery is dead or charging, by drawing power from IN pin. It also prioritizes the system load connected to PMID, reducing the charging current, if necessary, in order to support the load when input power is limited. If the input supply is removed and the battery voltage level is above V<sub>BATUVLO</sub>, PMID will automatically and seamlessly switch to battery power.

There are several control loops that influence the charge current: constant current loop (CC), constant voltage loop (CV), VDPPM, VINDPM, and input current limit. During the charging process, all loops are enabled and the one that is dominant takes control regulating the charge current as needed. The charger input has back to back blocking FETs to prevent reverse current flow from PMID to IN. They also integrate control circuitry regulating the input current and prevents excessive currents from being drawn from the IN power supply for more reliable operation.


The device supports multiple battery regulation voltage regulation settings ( $V_{BATREG}$ ) and charge current ( $I_{CHARGE}$ ) options to support multiple battery chemistries for single-cell applications.

A more detailed description of the charger functionality is presented in the following sections of this document.

#### 9.3.1.1 Battery Charging Process

9-1 summarizes the charging process of the BQ25150 charger.









When a valid input source is connected ( $V_{IN} > V_{UVLO}$  and  $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$ ), the state of the  $\overline{CE}$  pin determines whether a charge cycle is initiated. When the  $\overline{CE}$  input is high and a valid input source is connected, the battery charge FET is turned off, preventing any kind of charging of the battery. A charge cycle is initiated when the CHARGE\_DISABLE bit is written to 0 and  $\overline{CE}$  pin in low.  $\gtrsim 9-1$  shows the  $\overline{CE}$  pin and bit priority to enable/disable charging.

表 9-1. Charge Enable Function Through CE Pin and CE Bit					
/CE PIN	CHARGE _DISABLE BIT	CHARGING			
0	0	Enabled			
0	1	Disabled			
1	0	Disabled			
1	1	Disabled			

The following figure shows a typical charge cycle.





#### 9.3.1.1.1 Pre-Charge

In order to prevent damage to the battery, the device will charge the battery at a much lower current level when the battery voltage (V<sub>BAT</sub>) is below the V<sub>LOWV</sub> level. The pre-charge current (I<sub>PRECHARGE</sub>) can be programmed through I<sup>2</sup>C. Once the battery voltage reaches V<sub>LOWV</sub>, the charger will then operate in Fast Charge Mode, charging the battery at I<sub>CHARGE</sub>.

During pre-charge, the safety timer is set to 25% of the safety timer value during fast charge.

#### 9.3.1.1.2 Fast Charge

The charger has two main control loops that control charging when  $V_{BAT} > V_{LOWV}$ : the Constant Current (CC) and Constant Voltage (CV) loops. When the CC loop is dominant, typically when VBAT < VBATREG - 50 mV, the battery is charged at the maximum charge current level I<sub>CHARGE</sub>, unless there is a TS fault condition (JEITA operation), VINDPM is active, DPPM is active, or thermal charge current foldback is active. (See respective sections for details on these modes of operation). Once the battery voltage approaches the V<sub>BATREG</sub> level, the

Copyright © 2023 Texas Instruments Incorporated



CV loop becomes more dominant and the charging current starts tapering off as shown in  $\boxtimes$  9-2. Once the charging current reaches the termination current (I<sub>TERM</sub>) charging is stopped.

The maximum fast charge current is limited by the IMAX resistor setting, even if a higher I<sup>2</sup>C value is programmed. See 22/2 = 29.3.2.6 for details on IMAX function.

#### 9.3.1.1.3 Pre-Charge to Fast Charge Transitions and Charge Current Ramping

Whenever a change in the charge current setting is triggered, whether it occurs due to  $l^2C$  programming by the host, Pre-Charge/Fast Charge transition or JEITA TS control, the device will temporarily disable charging (for ~ 1 ms) before updating the charge current value.

#### 9.3.1.1.4 Termination

The device will automatically terminate charging once the charge current reaches  $I_{\text{TERM}}$ , which is programmable through  $I^2C$ .

After termination the charger will operate in high impedance mode, disabling the BATFET to disconnect the battery. Power is provided to the system (PMID) by IN supply as long and  $V_{IN} > V_{UVLO}$  and  $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$ .

Termination is only enabled when the charger CV loop is active in fast charge operation. No termination will occur if the charge current reaches  $I_{TERM}$  while VINDPM or DPPM is active as well as the thermal regulation loop. Termination is also disabled when operating in the TS WARM region. The charger only goes to termination when the current drops to  $I_{TERM}$  due to the battery reaching the target voltage and not due to the charge current limitation imposed by the previously mentioned control loops.

#### 9.3.1.2 JEITA and Battery Temperature Dependent Charging

The charger can be configured through I<sup>2</sup>C setting to provide JEITA support, automatically reducing the charging current and voltage depending on the battery temperature as monitored by an NTC thermistor connected to the BQ25150 TS pin. See  $\forall 2 \neq 3.3.11$  for details.

# 9.3.1.3 Input Voltage Based Dynamic Power Management (VINDPM) and Dynamic Power Path Management (DPPM)

The VINDPM loop prevents the input voltage from collapsing to a point where charging would be interrupted by reducing the current drawn by charger in order to keep  $V_{IN}$  from dropping below  $V_{IN_DPM}$ . Once the IN voltage drops to  $V_{IN_DPM}$ , the VINDPM loops will reduce the input current through the blocking FETs, to prevent the further drop of the supply voltage. The VINDPM function is enabled by default and may be disabled through I<sup>2</sup>C command. The  $V_{IN_DPM}$  threshold is programmable through the I<sup>2</sup>C register from 4.2 V to 4.9 V in 100-mV steps.

On the other hand, the DPPM loop prevents the system output (PMID) from dropping below  $V_{BAT}$  + 200mV when the sum of the charge current and system load exceeds the BQ21061 input current limit setting. If PMID drops below the DPPM voltage threshold, the charging current is reduced. If PMID continues to drop after BATFET charging current is reduced to zero, the part will enter supplement mode when PMID falls below the supplement mode threshold (V<sub>BAT</sub> - V<sub>BSUP1</sub>). NOte that DPPM function is disabled when PMID regulation is set to battery tracking.

When the device enters these modes, the charge current may be lower than the set value and the corresponding status bits and flags are set. If the 2X timer is set, the safety timer is extended while the loops are active. Additionally, termination is disabled.

#### 9.3.1.4 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at PMID reduces further. When the PMID voltage drops below the battery voltage by  $V_{BSUP1}$ , the battery supplements the system load. The battery stops supplementing the system load when the voltage on the PMID pin rises above the battery voltage by  $V_{BSUP2}$ . During supplement mode, the battery supplement current is not regulated, however, the Battery Over-Current Protection mechanism is active. Battery charge termination is disabled while in supplement mode.



#### 9.3.2 Protection Mechanisms

#### 9.3.2.1 Input Over-Voltage Protection

The input over-voltage protection protects the device and downstream components connected to PMID, and BAT against damage from over-voltage on the input supply. When  $V_{IN} > V_{OVP}$  an OVP fault is determined to exist. During the OVP fault, the device turns the input FET off, sends a single 128-µs pulse on  $\overline{INT}$ , and the VIN\_OVP\_FAULT FLAG and STAT bits are updated over I<sup>2</sup>C. Once the OVP fault is removed, the STAT bit is cleared and the device returns to normal operation. The FLAG bit is not cleared until it is read through I<sup>2</sup>C after the OVP condition no longer exists. The OVP threshold for the device is 5.5 V to allow operation from standard USB sources.

#### 9.3.2.2 Safety Timer and I<sup>2</sup>C Watchdog Timer

At the beginning of the charge cycle, the device starts the safety timer. If charging has not terminated before the programmed safety time,  $t_{MAXCHG}$ , expires, charging is disabled. The pre-charge safety time,  $t_{PRECHG}$ , is 25% of  $t_{MAXCHG}$ . When a safety timer fault occurs, a single 128-µs pulse is sent on the INT pin and the SAFETY\_TMR\_FAULT\_FLAG bit in the FLAG3 register is updated over I<sup>2</sup>C. The CE pin or input power must be toggled in order to reset the safety timer and exit the fault condition. Note that the flag bit will be reset when the bit is read by the host even if the fault has not been cleared. The safety timer duration is programmable using the SAFETY\_TIMER bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2X\_TIMER bit that doubles the timer duration to prevent premature safety timer expiration when the charge current is reduced by a high load on PMID (DPPM operation), VIN DPM, thermal regulation, or a NTC (JEITA) condition. When 2X\_TIMER function is enabled, the timer is allowed to run at half speed when any loop is active other than CC or CV.

In addition to the safety timer, the device contains a 50-second I<sup>2</sup>C watchdog timer that monitors the host through the I<sup>2</sup>C interface. The watchdog timer is enabled by default and may be disabled by the host through I<sup>2</sup>C. Once the watchdog timer is enabled, the watchdog timer is started. The watchdog timer is reset by any transaction by the host using the I<sup>2</sup>C interface. If the watchdog timer expires without a reset from the I<sup>2</sup>C interface, all charger parameters registers (ICHARGE, IPRECHARGE, ITERM,VLOWV, etc) are reset to the default values.

#### 9.3.2.3 Thermal Protection and Thermal Charge Current Foldback

During operation, to protect the device from damage due to overheating, the junction temperature of the die,  $T_J$ , is monitored. When  $T_J$  reaches  $T_{SHUTDOWN}$  the device stops operation and is turned off. The device resumes operation when  $T_J$  falls below  $T_{SHUTDOWN}$  by  $T_{HYS}$ .

During the charging process, to prevent overheating in the device, the device monitors the junction temperature of the die and reduces the charging current at a rate of (0.04 x  $I_{CHARGE}$ )/°C once  $T_J$  exceeds the thermal foldback threshold,  $T_{REG}$ . If the charge current is reduced to 0, the battery supplies the current needed to supply the PMID output. The thermal regulation threshold may be set through I<sup>2</sup>C by setting the THERM\_REG bits to the desired value.

To ensure that the system power dissipation is under the limits of the device. The power dissipated by the device can be calculated using  $\neq$  1:

$$P_{DISS} = P_{PMID} + P_{LS/LDO} + P_{BAT}$$

Where:

$$P_{PMID} = (V_{IN} - V_{PMID}) \times I_{IN}$$

(1)

(2)



(3)

$$P_{LS/LDO} = (V_{INLS} - V_{LS/LDO}) \times I_{LS/LDO}$$

$$P_{BAT} = (V_{PMID} - V_{BAT}) \times I_{BAT}$$
(4)

The die junction temperature,  $T_J$ , can be estimated based on the expected board performance using the following equation:

$$T_J = T_A + \theta_{JA} \times P_{DISS} \tag{5}$$

The  $\theta_{JA}$  is largely driven by the board layout. For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*. Under typical conditions, the time spent in this state is very short.

#### 9.3.2.4 Battery Short and Over Current Protection

In order to protect the device from over current and prevent excessive battery discharge current, BQ25150 detects if the current on the battery FET exceeds  $I_{BAT_OCP}$ . If the short circuit limit is reached for the deglitch time ( $t_{DGL_OCP}$ ), the battery discharge FET is turned off and start operating in hiccup mode, re-enabling the BATFET  $t_{REC_SC}$  (250 ms) after being turned off by the over-current condition. If the over-current condition is triggered upon retry for 3 to 7 consecutive times, the BATFET will then remain off until the part is reset or until Vin is connected and valid. If the over-current condition and hiccup operation occurs while in supplement mode where VIN is already present, VIN must be toggled in order for BATFET to be enabled and start another detection cycle.

This process protects the internal FET from over current. During this event PMID will likely droop and cause the system to shut down. It is recommended that the host read the Faults Register after waking up to determine the cause of the event.

In the case where the battery is suddenly shorted while charging and VBAT drops below  $V_{SHORT}$ , a fast comparator quickly reduces the charge current to  $I_{PRECHARGE}$  preventing fast charge current to be momentarily injected to the battery while shorted.

#### 9.3.2.5 PMID Short Circuit

A short on the PMID pin is detected when the PMID voltage drops below 1.6 V (PMID short threshold). PMID short threshold has a 200-mV hysteresis. When this occurs, the input FET temporarily disconnects IN for up to 200  $\mu$ s to prevent stress on the device if a sudden short condition happens, before allowing a softstart on the PMID output.

#### 9.3.2.6 Maximum Allowable Charging Current (IMAX)

The device allows the system designer to limit the maximum programmable charge current through hardware by connecting a resistor to the IMAX pin. The value of this resistor will determine the maximum Fast Charge I<sup>2</sup>C code that BQ25150 would let the host program to the device. Upon Power-On-Reset (POR) the ADC will measure the voltage at the IMAX pin, which is biased by a 80- $\mu$ A biasing current. This measurement is used to determine the R<sub>IMAX</sub> value and the maximum charging current. Once the value is measured, the device determines the maximum allowable Fast Charge I<sup>2</sup>C code and prevents the host from programming any value higher than that. If the host tries to program it to a higher value, the IMAX\_ACTIVE flag will be set and the Fast Charge Current Register will reflect the maximum charge current setting instead of the value programmed by the host. Note that even though the pre-charge current is also limited by IMAX if set higher than the IMAX value, the IMAX\_ACTIVE flag is not set as it is only asserted for fast charge.  $\neq$  6 shows the maximum ICHG\_CTRL register value (decimal) for a given R<sub>IMAX</sub>.



$$ICHRG\_CTRL_{(CODE\_IN\_DECIMAL)} = \frac{2 \times R_{IMAX} \times 80\mu}{1.2} \times 2^{8}$$
(6)

Note that the IMAX function has no effect on the charge current step size set by the ICHARGE\_RANGE bit, so if  $R_{IMAX}$  is selected based on the fast charge current when ICHARGE\_RANGE = 0 (1.25-mA step), changing the ICHARGE\_RANGE bit to 1 will double the maximum allowable current. In case where the IMAX pin is left floating ( $R_{IMAX} > 14 \text{ K}\Omega$ ), the device will disable charging so that in the case the IMAX resistor connection is not done properly during manufacturing or breaks afterwards it prevents charging with a current above the desired IMAX level. If the measurement indicates that the IMAX pin is floating, the device repeats the measurement for a second time to confirm. If the floating pin measurement is confirmed then, charge is disabled permanently and the IMAX\_FAULT flag is set. Note that a Power-On-Reset (POR) would be needed in order to repeat the IMAX measurement so both IN and BAT supplies must be removed before powering up the device again to update the IMAX state.

#### 9.3.3 ADC

The device uses a 12-bit effective ADC to report information on the input voltage, input current, PMID voltage, battery voltage, battery charge current, and TS pin voltage of the device. It can also make measurements from an external source through the ADCIN pin.

The host may select the function desired, perform an ADC read, and then read the values in the ADC registers. The details for the register functions are in the  $\frac{1}{2}2 \frac{1}{2} \frac{9.5}{2}$ .

#### 9.3.3.1 ADC Operation in Active Battery Mode and Low Power Mode

When the device is powered by the battery it is imperative that power consumption is minimized in order to maximize battery life. In order to limit the number of ADC conversions, and hence power consumption, the ADC conversions when in Active Battery Mode may be limited to a period determined by the ADC\_READ\_RATE bits. On the case where the ADC\_READ\_RATE is set to Manual Mode, the host will have to set the ADC\_CONV\_START bit to initiate the ADC conversion. Once the ADC conversion is completed and the data is ready, the ADC\_READY flag will be set and an interrupt will be sent to the host. In Low Power Mode the ADC remains OFF for minimal IC power consumption. The host will need to switch to Active Battery Mode (set LP high) before performing an ADC measurement.

#### 9.3.3.2 ADC Operation When VIN Present

When VIN is present and VDD is powered from VIN, the ADC is constantly active, performing conversions continuously on all channels in a round-robin (each channel being converted once every ~225ms). The device will not send an interrupt after a conversion is complete since this would force the device to constantly send ADC\_READY interrupts that would overwhelm the host. The host will be able to read the ADC results registers at any time. This is true even when  $V_{IN} > V_{OVP}$ .

#### 9.3.3.3 ADC Measurements

表 9-2 lists the ADC measurements done by the ADC.

表 9-2. ADC Measurement Channels

MEASUREMENT	FULL SCALE RANGE (ABSOLUTE MAX CODE)	FULL LINEAR RANGE (RECOMMENDED OPERATING RANGE)	FORMULA
VIN	6 V	2 V - 5 V	$V_{IN} = \frac{ADCDATA\_VIN^{16bit}}{2^{16}} \times 6V $ (7)



表 9-2. ADC Measurement Channels (continued)					
MEASUREMENT	FULL SCALE RANGE (ABSOLUTE MAX CODE)	FULL LINEAR RANGE (RECOMMENDED OPERATING RANGE)	FORMULA		
PMID	6 V	2 V - 5 V	$V_{PMID} = \frac{ADCDATA\_PMID^{16bit}}{2^{16}} \times 6V $ (8)		
IIN	750 mA	0 - 600 mA	For ILIM $\leq$ 150mA: $I_{IN} = \frac{ADCDATA\_IIN^{16bit}}{2^{16}} \times 375mA$ (9) For ILIM >150mA: $ADCDATA\_IIN^{16bit}$		
			$I_{IN} = \frac{ADCDATA_{IIN}^{16bit}}{2^{16}} \times 750mA$ (10) Note: IIN reading only valid when V <sub>IN</sub> > V <sub>UVLO</sub> and V <sub>IN</sub> < V <sub>OVP</sub>		
VBAT	6 V	2 V - 5 V	$VBAT = \frac{ADCDATA_VBAT^{16bit}}{2^{16}} \times 6V $ (11)		
TS	1.2 V	0 - 1 V	$V_{TS} = \frac{ADCDATA_TS^{16bit}}{2^{16}} \times 1.2V$ (12)		
ADCIN	1.2 V	0 - 1 V	$V_{ADCIN} = \frac{ADCDATA\_ADCIN^{16bit}}{2^{16}} \times 1.2V $ (13)		
% ICHARGE	-	-	$\% I_{CHARGE} = \frac{ADCDATA\_ICHG^{16bit}}{0.8 \times 2^{16}} \times 100$ (14) where I <sub>CHARGE</sub> is the fast charge current set by ICHG_CTRL register and ICHARGE_RANGE bit. Note that if the device in in pre-charge or in the TS COLD region, ICHARGE will be the current set by the IPRECHRG and TS_ICHRG bits respectively.		

#### 表 9-2. ADC Measurement Channels (continued)

#### 9.3.3.4 ADC Programmable Comparators

The BQ25150 has three programmable ADC comparators that may be used to monitor any of the ADC channels. The comparators will send an interrupt whenever the ADC measurement the comparator is monitoring crosses the thresholds programmed in their respective ADC\_ALARM\_COMPx registers in the direction indicated by the x\_ADCALARM\_ABOVE bit. The comparators are only 12 bit compared to the 16 bits reported by the ADC, so only the first 12 bits of the ADC measurements are used to make the comparison. Note that the interrupts are masked by default and must be unmasked by the host to use this function.

When configuring the ADC comparators, it is recommended to first disable the comparator through the ADCCTRLx registers and allow the ADC to complete a measurement on the desired channel before enabling or reconfiguring the comparator by setting the ADC\_COMPx\_2:0 bits to the desired channel. This would prevent the comparator from sending an interrupt based on an outdated ADC reading when the comparator is enabled or reconfigured, especially in battery only operation where the ADC is not continuously performing measurements in all the channels.

ADC\_COMP1 may be used to monitor critical conditions that need continuous and autonomous monitoring after a condition is detected. This comparator will force continuous ADC readings when the condition the ADC comparator is detecting is true regardless of ADC\_READ\_RATE setting until the condition is no longer present.



Note that the continuous ADC reading will cause an increase in quiescent current, so it is recommended to disable ADC\_COMP1 by setting the ADC\_COMP1 bits to 000 if this function is not to be used .

#### 9.3.4 VDD LDO

The device integrates a low current always on LDO that serves as the digital I/O supply to the device. This LDO is supplied by VIN or by BAT. The end user may be able to draw up to 10 mA of current through the VDD pin to power a status LED or provide an IO supply. The VDD LDO will remain on through all power states with the exception of Ship Mode.

#### 9.3.5 Load Switch / LDO Output and Control

The device integrates a low Iq load switch which can also be used as a regulated output. The LDO/LS has a dedicated input pin VINLS and can support up to 150 mA of load current.

The LS/LDO may be enabled/disabled through I<sup>2</sup>C. To limit voltage drop or voltage transients, a small ceramic capacitor must be placed close to VINLS pin.

The output voltage can be dynamically programmed using the LS\_LDO bits in the registers. The LS/LDO voltage is calculated using the following equation:  $V_{LSLDO} = 0.6 \text{ V} + \text{LS}_LDOCODE \times 100 \text{ mV}$  up to 3.7 V. All higher codes will set the output to 3.7 V.

LS_CONFIG	LS/LDO OUTPUT					
0	Pulldown					
1	Pulldown					
0	LDO					
1	Load Switch					
	LS_CONFIG 0 1 0 1 1					

#### 表 9-3. LDO Mode Control

The current capability of the LDO will depend on the VINLS input voltage and the programmed output voltage. When the LS/LDO output is disabled through the register, an internal pull-down will discharge the output.

The LDO has output current limit protection, limiting the output current in the event of a short in the output. When the LDO output current limit trips and is active for at least 1ms, the device will set a flag and send an interrupt to the host. The LDO may be set to operate as a load switch by setting the LS\_SWITCH\_CONFG bit. Note that in order to change the configuration between load switch and LDO, the LDO must be disabled first, then the LS\_SWITCH\_CONFG bit is set for it to take effect. This is not the case when updating the LDO output voltage which can be done on the fly without the need of disabling the LDO first.

#### 9.3.6 PMID Power Control

BQ25150 offers the option to control PMID through the I<sup>2</sup>C PMID\_MODE bits. These bits can force PMID to be supplied by BAT instead of IN, even if  $V_{IN} > V_{BAT} + V_{SLP}$ . They can also disconnect PMID, pulling it down or leaving it floating.  $\gtrsim$  9-4 shows the expected device behavior based on PMID\_MODE setting.

	A 9-4. PMID_MODE CONTO						
PMID_MODE		DESCRIPTION	PMID SUPPLY	PMID PULL-DOWN			
	00	00 Normal Operation		Off			
	01	Force BAT Power	BAT	Off			
	10 PMID Off - Floating		None	Off			
	11	PMID Off - Pulled Down	None	On			

#### 表 9-4. PMID\_MODE Control

#### PMID\_MODE = 00

This is the default state/normal operation of the device. PMID will be powered from IN if VIN is valid or it will be powered by BAT. PMID will only be disconnected from IN or BAT and pulled down when a HW Reset occurs or the device goes into Ship Mode.

#### PMID\_MODE = 01

Copyright © 2023 Texas Instruments Incorporated



When this configuration is set, PMID will be powered by BAT if  $V_{BAT} > V_{BATUVLO}$  regardless of VIN or  $\overline{CE}$  state. This allows the host to minimize the current draw from the adapter while it is still connected to the system. If PMID\_MODE = 01 is set while  $V_{BAT} < V_{BATUVLO}$ , the PMID\_MODE = 01 setting will be ignored and the device will go to PMID\_MODE = 00. If VBAT drops below VBATUVLO while PMID\_MODE = 01 the device will automatically switch to PMID\_MODE = 00. This prevents the device from needing a POR in order to restore power to the system and allow battery charging. If PMID\_MODE = 01 is set during charging, charging will be stopped and the battery will start to provide power to PMID as needed.

#### PMID\_MODE = 10

When this configuration is set, PMID will be disconnected from the supply (IN or BAT) and left floating. VDD and the digital remain on and active. The LDO will be disabled. When floating, PMID can only be forced to a voltage up to VBAT level. Note that this mode can only be exited through  $I^2C$  or  $\overline{MR}$  HW Reset.

#### PMID\_MODE = 11

When this configuration is set, PMID will be disconnected from the supply (IN or BAT) and pulled down to ground. VDD and the digital remain on and active. The LDO will be disabled. Note that this mode can only be exited through  $I^2C$  or  $\overline{MR}$  HW Reset.

#### 9.3.7 MR Wake and Reset Input

The  $\overline{MR}$  input has three main functions in BQ25150. First, it serves as a means to wake the device from Ship Mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the  $\overline{MR}$  pin has been pressed for a given period of time. This allows the implementation of different functions in the end application such as menu selection and control. And finally it serves as a means to get the BQ25150 to reset the system by performing a power cycle (shut down PMID and automatically powering it back on) or go to Ship Mode after detecting a long button press. The timing for the short and long button press duration is programmable through I<sup>2</sup>C for added flexibility and allow system designers to customize the end user experience of a specific application. Note that if a specific timer duration is changed through I<sup>2</sup>C while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by  $\overline{MR}$ . The  $\overline{MR}$  input has an internal pull-up to BAT.

#### 9.3.7.1 MR Wake or Short Button Press Functions

There are two programmable wake or short button press timers, WAKE1 and WAKE2. When the  $\overline{\text{MR}}$  pin is held low for t<sub>WAKE1</sub> the device sends an interrupt (128 µs active low pulse in the  $\overline{\text{INT}}$  pin) and sets the MRWAKE1\_TIMEOUT flag when it expires. If the  $\overline{\text{MR}}$  pin continues to be driven low after WAKE1 and the WAKE2 timer expires, the BQ25150 sends a second interrupt and sets the MRWAKE2\_TIMOUT flag. WAKE2 is used as the timer to wake the device from ship mode. WAKE1's only function is to send the interrupt and has no effect on other BQ25150 functions. These flags are not cleared until they have been read by the host. Note that interrupts are only sent when the flags are set and the flags must be cleared in order for another interrupt to be sent upon  $\overline{\text{MR}}$  press. The timer durations can be set through the MR\_WAKEx\_TIMER bits in the MRCTRL Register.

One of the main  $\overline{\text{MR}}$  functions is to wake the device from Ship Mode when the  $\overline{\text{MR}}$  is asserted. The device will exit the Ship Mode when the  $\overline{\text{MR}}$  pin is held low for at least t<sub>WAKE2</sub>. Immediately after the  $\overline{\text{MR}}$  is asserted, VDD will be enabled and the digital will start the WAKE counter. If the  $\overline{\text{MR}}$  signal remains low until after the WAKE2 timer expires, the device will power up PMID and LDO (If enabled) completing the exit from the ship mode. If the  $\overline{\text{MR}}$  signal goes high before the WAKE2 timer expires, the device will go back to the Ship Mode operation, never powering up PMID or the LDO. Note that if the  $\overline{\text{MR}}$  pin remains low after exiting Ship Mode the wake interrupts will not be sent and the long button press functions like HW reset will not occur until the  $\overline{\text{MR}}$  pin is toggled. In the case where a valid V<sub>IN</sub> (V<sub>IN</sub> > V<sub>UVLO</sub>) is connected prior to WAKE2 timer expiring, the device will exit the ship mode immediately regardless of the  $\overline{\text{MR}}$  or wake timer state.  $\boxed{2}$  9-3 and  $\boxed{2}$  9-4 show these different scenarios.







図 9-3. MR Wake From Ship Mode (MR\_LPRESS\_ACTION = Ship Mode, VIN not valid)






#### 9.3.7.2 MR Reset or Long Button Press Functions

The BQ25150 device may be configured to perform a system hardware reset (Power Cycle/Autowake), go into Ship Mode, or simply do nothing after a long button press (for example, when the  $\overline{MR}$  pin is driven low until the MR\_HW\_RESET timer expires). The action taken by the device when the timer expires is configured through the MR\_LPRESS\_ACTION bits in the ICCTRL1 Register. Once the MR\_HW\_RESET timer expires the device immediately performs the operation set by the MR\_LPRESS\_ACTION bits. The BQ25150 sends an interrupt to the host when the device detects that  $\overline{MR}$  has been pressed for a period that is within t<sub>RESET\_WARN</sub> from reaching t<sub>HW\_RESET</sub>. This may warn the host that the button has been pressed for a period close to t<sub>HW\_RESET</sub> which would trigger a HW Reset or used as another button press timer interrupt like the WAKE1 and WAKE2 timers. This interrupt is sent before the MR\_HW\_RESET timer expires and sets the MRRESET\_WARN flag. The t<sub>RESET\_WARN</sub> may be set through I<sup>2</sup>C by the MR\_RESET\_WARN bits in the MRCTRL register. The host may

Copyright © 2023 Texas Instruments Incorporated


change the reset behavior at any time after MR going low and prior to the MR\_HW\_RESET timer expiring. It may not change it however from another behavior to a HW reset (Power Cycle/Autowake) since a HW reset can be gated by other condition requirements, such as valid VIN presence (controlled by MR\_RESET\_VIN bit), throughout the whole duration of the button press. This flexibility allows the host to abort any reset or power shutdown to the system by overriding a long button press command.

A HW reset may also be started by setting the HW\_RESET bit. Note that during a HW reset, VDD remains on.



☑ 9-5. MR Wake and Reset Timing with VIN Present or BAT Active Mode When MR\_LPRESS\_ACTION = 00






#### 図 9-6. MR Wake and Reset Timing Active Mode When MR\_LPRESS\_ACTION = 1x (Ship Mode) and Only BAT is Present

#### 9.3.8 14-Second Watchdog for HW Reset

The BQ25150 integrates 14-second watchdog timer makes the BQ25150 to perform a HW reset/power cycle if no I<sup>2</sup>C transaction is detected within 14 seconds of a valid adapter being connected. If the adapter is connected and the host responds with an I<sup>2</sup>C transaction before the 14-second watchdog window expires, the part continues in normal operation. The 14-second watchdog is disabled by default may be enabled through I<sup>2</sup>C by setting the HWRESET\_14S\_WD bit.  $\boxtimes$  9-7 shows the basic functionality of this feature.





#### 9.3.9 Faults Conditions and Interrupts (INT)

The device contains an open-drain output that signals an interrupt and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent. The  $\overline{INT}$  pin is normally in high impedance and is pulled low for 128 µs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt such as ADC DATA READY, a 128-µs pulse (interrupt) is sent on  $\overline{INT}$  to notify the host. All interrupts may be masked through I<sup>2</sup>C. If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the  $\overline{INT}$  trigger condition occurs while unmasked.

Copyright © 2023 Texas Instruments Incorporated



#### 9.3.9.1 Flags and Fault Condition Response

 $\frac{1}{8}$  9-5 details the BQ25150 behavior when a fault conditions occurs.

FAULT / FLAG	DESCRIPTION	INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	LS/LDO BEHAVIOR	PMID BEHAVIOR	NOTES
CHRG_CV_FLA G	Set when charger enters Constant Voltage operation	Rising Edge	Enabled	No effect	N/A	IN powered if V <sub>IN</sub> is valid	
CHARGE_DONE _FLAG	Set when charger reaches termination	Rising Edge	Paused- Charging resumes with VIN or CE toggle or when V <sub>RCH</sub> is reached	Reset	N/A	IN powered if V <sub>IN</sub> is valid	
IINLIM_ACTIVE_ FLAG	Set when Input Current Limit loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	IN powered VIN powered unless supplement mode condition is met.	
VDPPM_ACTIVE _FLAG	Set when DPPM loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	VIN powered unless supplement mode condition is met.	
VINDPM_ACTIV E_FLAG	Set when VINDPM loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	VIN powered unless supplement mode condition is met.	
THERMREG_AC TIVE	Set when Thermal Charge Current Foldback (Thermal Regulation) loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	VIN powered unless supplement mode condition is met.	
VIN_PGOOD_FL AG	Set when VIN changes PGOOD status	Rising and Falling Edge	If VIN_PGOOD_S TAT is low, charging is disabled.	Reset	N/A	VIN powered (if VIN_PGOOD_ST AT=1) unless PMID_MODE is not 00.	Interrupt will not be sent if device powers up with VIN_PGOOD condition and V <sub>BAT</sub> < V <sub>BATUVLO</sub>
VIN_OVP_FAULT _FLAG	Set when V <sub>IN</sub> > V <sub>OVP</sub>	Rising Edge	Charging is paused until condition disappears	Reset	N/A	BAT powered	
BAT_OCP_FAUL T_FLAG	Set when I <sub>BAT</sub> > I <sub>BATOCP</sub>	Rising Edge	Disabled (BAT only condition)	N/A	N/A	Disconnect BAT	
BAT_UVLO_FAU LT_FLAG	Set when V <sub>BAT</sub> < V <sub>BATUVLO</sub>	Rising Edge	Enabled	No effect	N/A	IN powered of V <sub>IN</sub> is valid	
TS_COLD_FLAG	Set when V <sub>TS</sub> > V <sub>TS_COLD</sub>	Rising Edge	Charging paused until condition is cleared	Paused	N/A	IN powered of V <sub>IN</sub> is valid	
TS_COOL_FLAG	$\begin{array}{c} \text{Set when} \\ V_{\text{TS}\_\text{COLD}} > V_{\text{TS}} > \\ V_{\text{TS}\_\text{COOL}} \end{array}$	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	IN powered of V <sub>IN</sub> is valid	



表 9-5. Interrupt Triggers and Fault Condition Response (continued)							
FAULT / FLAG	DESCRIPTION	INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	LS/LDO BEHAVIOR	PMID BEHAVIOR	NOTES
TS_WARM_FLA G	Set when V <sub>TS_HOT</sub> < V <sub>TS</sub> < V <sub>TS_WARM</sub>	Rising Edge	Enabled. Reduce battery regulation voltage.	No effect	N/A	IN powered of V <sub>IN</sub> is valid	
TS_HOT_FLAG	Set when V <sub>TS</sub> < V <sub>HOT</sub>	Rising Edge	Charging paused until condition is cleared	Paused	N/A	IN powered of V <sub>IN</sub> is valid	
ADC_READY_FL AG	Set when ADC conversion is completed	Rising Edge	N/A	N/A	N/A	N/A	
COMP1_ALARM _FLAG	Set when ADC measurement meets programmed condition	Rising Edge	N/A	N/A	N/A	N/A	
COMP2_ALARM _FLAG	Set when ADC measurement meets programmed condition	Rising Edge	N/A	N/A	N/A	N/A	
COMP3_ALARM _FLAG	Set when ADC measurement meets programmed condition	Rising Edge	N/A	N/A	N/A	N/A	
IMAX_ACTIVE_F LAG	Set when charge current is programmed above the IMAX setting	Rising Edge	Enabled	N/A	N/A	N/A	
TS_OPEN_FLAG	Set when V <sub>TS</sub> > V <sub>TS_OPEN</sub>	Rising Edge	Charging is paused until condition disappears	Paused	N/A	N/A	
WD_FAULT_FLA G	Set when I <sup>2</sup> C watchdog timer expires	Rising Edge	Enabled	N/A	N/A	N/A	
SAFETY_TMR_F AULT_FLAG	Set when safety Timer expires. Cleared after VIN or CE toggle	Rising Edge	Disabled until VIN or CE toggle	Reset after flag is cleared	N/A	IN powered of V <sub>IN</sub> is valid	
LS_LDO_OCP_F AULT_FLAG	Set when LDO output current exceeds OCP condition	Rising Edge	N/A	N/A	Enabled (host must take action to disable the LDO if desired)	N/A	
IMAX_FAULT_FL AG	Set when a an open is detected on IMAX pin	Rising Edge	Chareg disabled until Power-On- Reset	N/A	N/A	N/A	
MRWAKE1_TIM EOUT_FLAG	Set when MR is low for at least t <sub>WAKE1</sub>	Rising Edge	N/A	N/A	N/A	N/A	
MRWAKE2_TIM EOUT_FLAG	Set when MR is low for at least t <sub>WAKE2</sub>	Rising Edge	N/A	N/A	N/A	N/A	

表 9-5. Interrupt Triggers and Fault Condition Response (continued)



s

	表 9-5. Interrupt Triggers and Fault Condition Response (continued)							
	FAULT / FLAG	DESCRIPTION	INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	LS/LDO BEHAVIOR	PMID BEHAVIOR	NOTES
N	IRRESET_WAR N_FLAG	Set when MR is low for at least t <sub>RESETWARN</sub>	Rising Edge	N/A	N/A	N/A	N/A	
	TSHUT	No flag. Die temperature exceeds thermal shutdown	N/A	Disabled	Disabled	Disabled	Disabled	

#### 9.3.10 Power Good (PG) Pin

threshold is reached

The PG pin is an open-drain output that by default indicates when a valid IN supply is present. It may also be configured to be a general purpose output (GPO) controlled through I<sup>2</sup>C or to be a level shifted version of the  $\overline{\text{MR}}$  input signal. Connect  $\overline{\text{PG}}$  to the desired logic voltage rail using a 1-k $\Omega$  to 100-k $\Omega$  resistor, or use with an LED for visual indication. Below is the description for each configuration:

- In its default state,  $\overline{PG}$  pulls to GND when the following conditions are met:  $V_{IN} > V_{UVLO}$ ,  $V_{IN} > V_{BAT} + V_{SLP}$ and  $V_{IN} < V_{IN OVP}$ .  $\overline{PG}$  is high impedance when the input power is not within specified limits.
- MR shifted (MRS) output when the PG\_MODE bits are set to 01. PG is high impedance when the MR input is high, and  $\overline{PG}$  pulls to GND when the  $\overline{MR}$  input is low.
- General purpose open drain output when setting the PG MODE bits to 1x. The state of the PG pin is then controlled through the GPO PG bit, where if GPO PG is 0, the PG pin is pulled to GND and if it is 1, the PG pin is in high impedance.

#### 9.3.11 External NTC Monitoring (TS)

The I<sup>2</sup>C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the device provides a flexible voltage based TS input for monitoring the battery pack NTC thermistor. The NTC resistor is biased by the device with ITS BIAS and the resulting voltage at TS is monitored to determine that the battery is at a safe temperature during charging. The TS pin is not biased continuously, instead it is biased only when the voltage at the pin is sampled for about 25ms in 225ms intervals when VIN is present. Note that the TS biasing cannot be disabled when VIN is present.

The part can be configured to meet JEITA requirements or a simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled. To satisfy the JEITA requirements, four temperature thresholds are monitored: the cold battery threshold, the cool battery threshold, the warm battery threshold, and the hot battery threshold. These temperatures correspond to the V<sub>COLD</sub>, V<sub>COOL</sub>, V<sub>WARM</sub>, and V<sub>HOT</sub> thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when V<sub>TS</sub> < V<sub>HOT</sub> or V<sub>TS</sub> > V<sub>COLD</sub>. When V<sub>COOL</sub> < V<sub>TS</sub> < V<sub>COLD</sub>, the charging current is reduced to the value programmed in the TS\_FASTCHGCTRL register. Note that the current steps for fast charge in the COOL region, just as those in normal fast charge, are multiples of the fast charge LSB value (1.25 mA by default). So in the case where the calculated scaled down current for the COOL region falls in between charge current steps, the device will round down the charge current to the nearest step. For example, if the fast charge current is set for 15 mA (ICHG = 1100) and TS\_FASTCHARGE = 111 (0.125\*ICHG), the charge current in the COOL region will be 1.25 mA instead of the calculated 1.85 mA.

When  $V_{HOT} < V_{TS} < V_{WARM}$ , the battery regulation voltage is reduced to the value programmed in the TS FASTCHGCTRL register.


Regardless of whether the part is configured for JEITA, HOT/COLD, or disabled, when a TS fault occurs, a 128µs pulse is sent on the INT output, and the FAULT bits of the register are updated over I<sup>2</sup>C. The FAULT bits are not cleared until they are read over I<sup>2</sup>C. This allows the host processor to take action if a different behavior than the pre-set function is needed. Alternately, the TS pin voltage can be read by the host if VIN is present or when BAT is present, so the appropriate action can be taken by the host.



#### 9.3.11.1 TS Thresholds

The BQ25150 monitors the TS voltage and sends an interrupt to the host whenever it crosses the V<sub>HOT</sub>, V<sub>WARM</sub>, V<sub>COOL</sub> and V<sub>COLD</sub> thresholds which correspond to different temperature thresholds based on the NTC resistance and biasing. These thresholds may be adjusted through I<sup>2</sup>C by the host. The device will also disable charging if TS pin exceeds the V<sub>TS OPEN</sub> threshold.

The TS biasing circuit is shown in  $\boxtimes$  9-8. The ADC range is set to 1.2 V. Note that the respective V<sub>TS</sub> and hence ADC reading for T<sub>COLD</sub> (0°C), T<sub>COOL</sub> (10°C), T<sub>WARM</sub> (45°C) and T<sub>HOT</sub> (60°C) changes for every NTC, therefore the threshold values may need to be adjusted through I<sup>2</sup>C based on the supported NTC type.



 $R_{PARALLEL} = R_{NTC@25C}$ 

#### 図 9-8. TS Bias Functional Diagram

The BQ25150 supports by default the following thresholds for a 10-K $\Omega$  NTC.

TEMPERATURE (°C)	VTS (V)					
	>0.9					
0	0.585					
10	0.514					
45	0.265					
60	0.185					
	TEMPERATURE (°C)              0           10           45					

#### 表 9-6. TS Thresholds for 10-KΩ Thermistor

For accurate temperature thresholds a 10-K $\Omega$  NTC with a 3380 B-constant should be used (Murata NCP03XH103F05RL for example) with a parallel 10-K $\Omega$  resistor. Each threshold can be programmed via I<sup>2</sup>C through the TS\_COLD, TS\_COOL, TS\_WARM and TS\_HOT registers. The value in the registers corresponds to the 8 MSBs in the TS ADC output code.

#### 9.3.12 External NTC Monitoring (ADCIN)

The ADCIN pin can be configured through I<sup>2</sup>C to support NTC measurements without the need of an external biasing circuit. In this mode, the ADCIN pin is biased and monitored in the same manner as the TS pin. Measurement data can be read by selecting one of the ADC data slots to read the ADCIN.



#### 9.3.13 I<sup>2</sup>C Interface

The BQ25150 device uses a fully compliant I<sup>2</sup>C interface to program and read control parameters, status bits, and so forth. I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The BQ25150 works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as VBAT or VIN voltages remains above their respective UVLO levels.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ25150 device 7-bit address is 0×6B (shifted 8-bit address is 0xD6).

#### 9.3.13.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in  $\boxtimes$  9-9. All I<sup>2</sup>C-compatible devices should recognize a start condition.





図 9-9. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see  $\boxtimes$  9-10). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see  $\boxtimes$  9-11) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




**図** 9-10. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an



acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see  $\boxtimes$  9-9). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I<sup>2</sup>C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section will result in FFh being read out.



2 9-12. Bus Protocol

#### 9.4 Device Functional Modes

The BQ25150 has four main modes of operation: Active Battery Mode, Low Power Mode and Ship Mode which are battery only modes and Charge/Adapter Mode when a supply is connected to IN. 表 9-7 summarizes the functions that are active for each operation mode. Each mode is discussed in further detail in the following sections in addition to the device's power-up/down sequences.

FUNCTION	CHARGE/ ADAPTER MODE	SHIP MODE	LOW POWER MODE	ACTIVE BATTERY MODE			
VOVP	Yes	No	Yes	Yes			
VUVLO	Yes	Yes	Yes	Yes			
BATOCP	Yes	No	No	Yes			
BATUVLO	Yes	No	Yes	Yes			
VINDPM	If enabled	No	No	No			
DPPM	If enabled	No	No	No			
VDD	Yes	No	Yes	Yes			
LS/LDO	Yes	No	If enabled	If enabled			
BATFET	Yes	No	Yes	Yes			
TS Measurement	Yes	No	No	If enabled			
Battery Changing	If enabled	No	No	No			
ILIM	Yes (Register Value)	No	No	No			
MR input	Yes	Yes	Yes	Yes			
LP input	No	No	Yes	Yes			
INT output	Yes	No	No	Yes			
I <sup>2</sup> C	Yes	No	No	Yes			
CE input	Yes	No	No	No			
ADC	Yes	No	No	Yes			

#### 表 9-7. Function Availability Based on Primary Mode of Operation

#### 9.4.1 Ship Mode

Ship Mode is the lowest quiescent current state for the device. Ship Mode latches off the device and BAT FET until  $V_{IN} > V_{UVLO}$  or the  $\overline{MR}$  button is depressed for  $t_{WAKE2}$  and released. Ship mode can be entered regardless of the state of  $\overline{CE}$ . The device will also enter Ship Mode upon battery insertion when no valid VIN is present. If the EN\_SHIPMODE is written to a 1 while a valid input supply is connected, the device will wait until the IN supply is removed to enter ship mode. If the  $\overline{MR}$  pin is held low when the EN\_SHIPMODE bit is set, the device will wait until the  $\overline{MR}$  pin goes high before entering Ship Mode. shows this behavior. The battery voltage must be above the maximum programmable  $V_{BATUVLO}$  threshold in order to exit Ship Mode with  $\overline{MR}$  press. The EN\_SHIPMODE bit can be cleared using the I<sup>2</sup>C interface while the VIN input is valid. The EN\_SHIPMODE bit is not cleared upon the I<sup>2</sup>C watchdog expiring, this means that if watchdog timer fault occurs while the EN\_SHIPMODE bit is set and the device is waiting to go into Ship Mode because  $V_{IN}$  is present or  $\overline{MR}$  is low, the device will still proceed to go into Ship Mode once those conditions are cleared. The following list shows the functions that are active during Ship Mode:

- VIN\_UVLO Comparator
- MR Input






図 9-13. Ship Mode Entry Based on EN\_SHIPMODE Bit

#### 9.4.2 Low Power

Low Power mode is a low quiescent current state while operating from the battery. The device will operate in low power mode when the  $\overline{LP}$  pin is set low,  $V_{IN} < V_{UVLO}$ ,  $\overline{MR}$  pin is high and all I<sup>2</sup>C transactions and interrupts that started while in the Active Battery or Charging Modes have been completed and sent. During LP mode the VDD output is powered by BAT, the  $\overline{MR}$  inputs are active and the I<sup>2</sup>C and ADC are disabled. All other circuits, such as oscillators, are in a low power or off state. The LS/LDO outputs will remain in the state set by the EN\_LS\_LDO bit prior to entering Low Power Mode. The device exits LP Mode when the  $\overline{LP}$  pin is set high or  $V_{IN} > V_{UVLO}$ .

In the case that a faulty adapter with  $V_{IN} > V_{OVP}$  is connected to the device while  $\overline{LP}$  pin is low, the device will be powered from the battery, but will operate in Active battery mode instead of Low Power mode regardless of the  $\overline{LP}$  pin state.

When  $\overline{MR}$  is held low while  $\overline{LP}$  is low, the device will enter Active Battery Mode, this allows for the internal clocks of the device to be running and allow the  $\overline{MR}$  long button press HW reset. I<sup>2</sup>C operation is also be possible during this condition. Note that as soon as the  $\overline{MR}$  input is released and goes high, the device will go back to LP Mode tuning off all clocks. Note that if a HW reset has occurred while  $\overline{LP}$  is low,  $\overline{MR}$  must remain low until the power cycle has completed (PMID and LDO enable) to allow completion of the power up sequence.

#### 9.4.3 Active Battery

When the device is out of Ship Mode and battery is above  $V_{BATUVLO}$  with no valid input source, the battery discharge FET is turned on connecting PMID to the battery. The current flowing from BAT to PMID is not regulated, but it is monitored by the battery over-current protection (OCP) circuitry. If the battery discharge current exceed the OCP threshold, the battery discharge FET will be turned off as detailed in  $\frac{1}{2} \frac{1}{2} \frac{1}{2}$ 

If only battery is connected and the battery voltage goes below  $V_{BATUVLO}$ , the battery discharge FET is turned off. To provide designers the most flexibility in optimizing their system, an adjustable BATUVLO is provided. Deeper discharge of the battery enables longer times between charging, but may shorten the battery life. The BATUVLO is adjustable with a fixed 150-mV hysteresis.

#### 9.4.4 Charger/Adapter Mode

This mode is active when  $V_{IN} > V_{UVLO}$ . In this mode the ADC is enabled and continuously running conversions on all channels. If the supply at IN is valid and above the  $V_{IN\_DPM}$  level, PMID will be powered by the supply connected to IN. The device will charge the battery, if charging is enabled, until termination has occurred.



#### 9.4.5 Power-Up/Down Sequencing

The power-up and power-down sequences for the BQ25150 are shown below. Upon V<sub>IN</sub> insertion, VIN > V<sub>UVLO</sub>, the device wakes up, powering the VDD rail. If  $V_{IN} > V_{BAT} + V_{SLP}$  and  $V_{IN} < V_{OVP}$ , PMID will be powered by VIN and if  $V_{IN} > V_{IN}$  ppm charging will start if enabled.

In the case where  $V_{IN} < V_{UVLO}$  and the battery is inserted ( $V_{BAT} > V_{BATUVLO}$ ), the device will immediately enter Ship Mode unless  $\overline{MR}$  is held low. Upon battery insertion the VDD rail will come up to allow the device to check the  $\overline{MR}$  state and if  $\overline{MR}$  is high VDD will immediately be disabled and the device will enter Ship Mode. If  $\overline{MR}$  is low, the device will start the WAKE timer and power up PMID and other rails if  $\overline{MR}$  is held low for longer than  $t_{WAKE2}$ .





図 9-14. BQ25150 Wake-Up Upon Supply Insertion





2 9-15. BQ25150 Wake-Up Upon Battery Insertion



## 9.5 Register Map

Device 7-bit address I<sup>2</sup>C is 0x6B (shifted 8-bit address is 0xD6). For easy configuration use of the *BQ25150 Setup Guide* and *BQ25150 Setup Guide Tool* is recommended.

#### 9.5.1 I2C Registers

		表 9-8. I2C Registers	
Address	Acronym	Register Name	Section
0x0	STAT0	Charger Status 0	Go
0x1	STAT1	Charger Status 1	Go
0x2	STAT2	ADC Status	Go
0x3	FLAG0	Charger Flags 0	Go
0x4	FLAG1	Charger Flags 1	Go
0x5	FLAG2	ADC Flags	Go
0x6	FLAG3	Timer Flags	Go
0x7	MASK0	Interrupt Masks 0	Go
0x8	MASK1	Interrupt Masks 1	Go
0x9	MASK2	Interrupt Masks 2	Go
0xA	MASK3	Interrupt Masks 3	Go
0x12	VBAT_CTRL	Battery Voltage Control	Go
0x13	ICHG_CTRL	Fast Charge Current Control	Go
0x14	PCHRGCTRL	Pre-Charge Current Control	Go
0x15	TERMCTRL	Termination Current Control	Go
0x16	BUVLO	Battery UVLO and Current Limit Control	Go
0x17	CHARGERCTRL0	Charger Control 0	Go
0x18	CHARGERCTRL1	Charger Control 1	Go
0x19	ILIMCTRL	Input Corrent Limit Control	Go
0x1D	LDOCTRL	LDO Control	Go
0x30	MRCTRL	MR Control	Go
0x35	ICCTRL0	IC Control 0	Go
0x36	ICCTRL1	IC Control 1	Go
0x37	ICCTRL2	IC Control 2	Go
0x40	ADCCTRL0	ADC Control 0	Go
0x41	ADCCTRL1	ADC Control 1	Go
0x42	ADC_DATA_VBAT_M	ADC VBAT Measurement MSB	Go
0x43	ADC_DATA_VBAT_L	ADC VBAT Measurement LSB	Go
0x44	ADC_DATA_TS_M	ADC TS Measurement MSB	Go
0x45	ADC_DATA_TS_L	ADC TS Measurement LSB	Go
0x46	ADC_DATA_ICHG_M	ADC ICHG Measurement MSB	Go
0x47	ADC_DATA_ICHG_L	ADC ICHG Measurement LSB	Go
0x48	ADC_DATA_ADCIN_M	ADC ADCIN Measurement MSB	Go
0x49	ADC_DATA_ADCIN_L	ADC ADCIN Measurement LSB	Go
0x4A	ADC_DATA_VIN_M	ADC VIN Measurement MSB	Go
0x4B	ADC_DATA_VIN_L	ADC VIN Measurement LSB	Go
0x4C	ADC_DATA_PMID_M	ADC VPMID Measurement MSB	Go
0x4D	ADC_DATA_PMID_L	ADC VPMID Measurement LSB	Go

Copyright © 2023 Texas Instruments Incorporated



表 9-8. I2C Registers (continued)						
Address	Acronym	Register Name	Section			
0x4E	ADC_DATA_IIN_M	ADC IIN Measurement MSB	Go			
0x4F	ADC_DATA_IIN_L	ADC IIN Measurement LSB	Go			
0x52	ADCALARM_COMP1_M	ADC Comparator 1 Threshold MSB	Go			
0x53	ADCALARM_COMP1_L	ADC Comparator 1 Threshold LSB	Go			
0x54	ADCALARM_COMP2_M	ADC Comparator 2 Threshold MSB	Go			
0x55	ADCALARM_COMP2_L	ADC Comparator 2 Threshold LSB	Go			
0x56	ADCALARM_COMP3_M	ADC Comparator 3 Threshold MSB	Go			
0x57	ADCALARM_COMP3_L	ADC Comparator 3 Threshold LSB	Go			
0x58	ADC_READ_EN	ADC Channel Enable	Go			
0x61	TS_FASTCHGCTRL	TS Charge Control	Go			
0x62	TS_COLD	TS Cold Threshold	Go			
0x63	TS_COOL	TS Cool Threshold	Go			
0x64	TS_WARM	TS Warm Threshold	Go			
0x65	TS_HOT	TS Hot Threshold	Go			
0x6F	DEVICE_ID	Device ID	Go			

Complex bit access types are encoded to fit into small table cells. 表 9-9 shows the codes that are used for access types in this section.

a 9-9. 120 Access Type Coues							
Access Type	Code	Description					
Read Type							
R	R	Read					
RC	C R	to Clear Read					
Write Type							
W	W	Write					
Reset or Default Value							
-n		Value after reset or the default value					

# 表 9-9 12C Access Type Codes

## 9.5.1.1 STAT0 Register (Address = 0x0) [reset = X]

STAT0 is shown in  $\boxtimes$  9-16 and described in  $\cancel{a}$  9-10.

Return to Summary Table.

	図 9-16. STAT0 Register						
7	6	5	4	3	2	1	0
RESERVED	CHRG_CV_ST AT	CHARGE_DON E_STAT	IINLIM_ACTIVE _STAT	VDPPM_ACTIV E_STAT	VINDPM_ACTI VE_STAT	THERMREG_A CTIVE_STAT	VIN_PGOOD_S TAT
R-X	R-X	R-X	R-X	R-X	R-X	R-X	R-X

Bit	Field	Туре	Reset	Description
7	RESERVED	R	Х	Reserved
6	CHRG_CV_STAT	R	X	Constant Voltage Charging Mode (Taper Mode) Status 1b0 = Not Active 1b1 = Active
5	CHARGE_DONE_STAT	R	X	Charge Done Status 1b0 = Not Active 1b1 = Active
4	IINLIM_ACTIVE_STAT	R	X	Input Current Limit Status 1b0 = Not Active 1b1 = Active
3	VDPPM_ACTIVE_STAT	R	X	DPPM Status 1b0 = Not Active 1b1 = Active
2	VINDPM_ACTIVE_STAT	R	X	VINDPM Status 1b0 = Not Active 1b1 = Active
1	THERMREG_ACTIVE_ST AT	R	X	Thermal Regulation Status 1b0 = Not Active 1b1 = Active
0	VIN_PGOOD_STAT	R	X	$VIN Power Good Status \\ 1b0 = Not Good \\ 1b1 = V_{IN} > V_{UVLO} and V_{IN} > V_{BAT} + V_{SLP} and V_{IN} < V_{OVP}$

# 表 9-10. STAT0 Register Field Descriptions



## 9.5.1.2 STAT1 Register (Address = 0x1) [reset = X]

STAT1 is shown in  $\boxtimes$  9-17 and described in  $\cancel{a}$  9-11.

Return to Summary Table.

	図 9-17. STAT1 Register						
7	6	5	4	3	2	1	0
VIN_OVP_FAU LT_STAT	RESERVED	BAT_OCP_FAU LT_STAT	BAT_UVLO_FA ULT_STAT	TS_COLD_STA T	TS_COOL_STA T	TS_WARM_ST AT	TS_HOT_STAT
R-X	R-X	R-X	R-X	R-X	R-X	R-X	R-X

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_STAT	R	X	VIN Overvoltage Status 1b0 = Not Active 1b1 = Active
6	RESERVED	R	Х	Reserved
5	BAT_OCP_FAULT_STAT	R	X	Battery Over-Current Protection Status 1b0 = Not Active 1b1 = Active
4	BAT_UVLO_FAULT_STAT	R	X	Battery voltage below BATUVLO Level Status 1b0 = V <sub>BAT</sub> > V <sub>BATUVLO</sub> 1b1 = V <sub>BAT</sub> < V <sub>BATUVLO</sub>
3	TS_COLD_STAT	R	X	TS Cold Status - V <sub>TS</sub> > V <sub>COLD</sub> (Charging suspended) 1b0 = Not Active 1b1 = Active
2	TS_COOL_STAT	R	X	TS Cool Status - V <sub>COOL</sub> < V <sub>TS</sub> < V <sub>COLD</sub> (Charging current reduced by value set by TS_Registers) 1b0 = Not Active 1b1 = Active
1	TS_WARM_STAT	R	X	TS Warm - V <sub>WARM</sub> > V <sub>TS</sub> >V <sub>HOT</sub> (Charging voltage reduced by value set by TS_Registers) 1b0 = Not Active 1b1 = Active
0	TS_HOT_STAT	R	X	TS Hot Status - V <sub>TS</sub> < V <sub>HOT</sub> (charging suspended) 1b0 = Not Active 1b1 = Active

# 表 9-11. STAT1 Register Field Descriptions

## 9.5.1.3 STAT2 Register (Address = 0x2) [reset = X]

STAT2 is shown in  $\boxtimes$  9-18 and described in  $\cancel{k}$  9-12.

Return to Summary Table.

	図 9-18. STAT2 Register						
7	6	5	4	3	2	1	0
RESERVED	COMP1_ALAR M_STAT	COMP2_ALAR M_STAT	COMP3_ALAR M_STAT		RESERVED		TS_OPEN_STA T
R-X	R-X	R-X	R-X		R-X		R-X

Bit	Field	Туре	Reset	Description
7	RESERVED	R	Х	Reserved
6	COMP1_ALARM_STAT	R	x	COMP1 Status 1b0 = Selected ADC measurement does not meet condition set by 1_ADCALARM_ABOVE bit 1b1 = Selected ADC measurement meets condition set by 1_ADCALARM_ABOVE bit
5	COMP2_ALARM_STAT	R	X	COMP2 Status 1b0 = Selected ADC measurement does not meet condition set by 2_ADCALARM_ABOVE bit 1b1 = Selected ADC measurement meets condition set by 2_ADCALARM_ABOVE bit
4	COMP3_ALARM_STAT	R	x	COMP3 Status 1b0 = Selected ADC measurement does not meet condition set by 1_ADCALARM_ABOVE bit 1b1 = Selected ADC measurement meets condition set by 2_ADCALARM_ABOVE bit
3-1	RESERVED	R	Х	Reserved
0	TS_OPEN_STAT	R	X	TS Open Status $1b0 = V_{TS} < V_{OPEN}$ $1b1 = V_{TS} > V_{OPEN}$

# 表 9-12. STAT2 Register Field Descriptions



#### 9.5.1.4 FLAG0 Register (Address = 0x3) [reset = 0x0]

FLAG0 is shown in  $\boxtimes$  9-19 and described in  $\cancel{R}$  9-13.

Return to Summary Table.

Clear on Read

🖾 9-19. FLAG0 Register
------------------------

7	6	5	4	3	2	1	0
RESERVED	CHRG_CV_FL AG	CHARGE_DON E_FLAG	IINLIM_ACTIVE _FLAG	VDPPM_ACTIV E_FLAG	VINDPM_ACTI VE_FLAG	THERMREG_A CTIVE_FLAG	VIN_PGOOD_F LAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

Bit	Field	Туре	Reset	Description
7	RESERVED	RC	1b0	Reserved
6	CHRG_CV_FLAG	RC	1b0	Constant Voltage Charging Mode (Taper Mode) Flag 1b0 = CV Mode Entry not detected 1b1 = CV Mode Entry detected
5	CHARGE_DONE_FLAG	RC	1b0	Charge Done Flag 1b0 = Charge Done (Termination) not detected 1b1 = Charge Done (Termination) detected
4	IINLIM_ACTIVE_FLAG	RC	1b0	Input Current Limit Flag 1b0 = Input Current Limit not detected 1b1 = Input Current Limit detected
3	VDPPM_ACTIVE_FLAG	RC	1b0	DPPM Flag 1b0 = DPPM operation not detected 1b1 = DPPM operation detected
2	VINDPM_ACTIVE_FLAG	RC	1b0	VINDPM Flag 1b0 = VINDPM operation not detected 1b1 = VIINDPM operation detected
1	THERMREG_ACTIVE_FL AG	RC	1b0	Thermal Regulation Flag 1b0 = Thermal Regulation not detected 1b1 = Thermal Regulation detected
0	VIN_PGOOD_FLAG	RC	1b0	VIN Power Good Flag 1b0 = No change in VIN Power Good Status 1b1 = Change in VIN Power Good Status detected.

## 表 9-13. FLAG0 Register Field Descriptions

## 9.5.1.5 FLAG1 Register (Address = 0x4) [reset = 0x0]

FLAG1 is shown in  $\boxtimes$  9-20 and described in  $\cancel{R}$  9-14.

Return to Summary Table.

Clear on Read

义	9-20.	FLAG1	Register
---	-------	-------	----------

7	6	5	4	3	2	1	0
VIN_OVP_FAU LT_FLAG	RESERVED	BAT_OCP_FAU LT_FLAG	BAT_UVLO_FA ULT_FLAG	TS_COLD_FLA G	TS_COOL_FLA G	TS_WARM_FL AG	TS_HOT_FLAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_FLAG	RC	1b0	VIN Over Voltage Fault Flag 1b0 = No overvoltage condition detected 1b1 = VIN overvoltage condition detected
6	RESERVED	RC	1b0	Reserved
5	BAT_OCP_FAULT_FLAG	RC	1b0	Battery Over Current Protection Flag 1b0 = No Battery Over Current condition detected 1b1 = Battery Over Current condition detected
4	BAT_UVLO_FAULT_FLAG	RC	1b0	Battery Under Voltage Flag 1b0 = Battery below BATUVLO condition detected 1b1 = No Battery below BATUVLO condition detected
3	TS_COLD_FLAG	RC	1b0	TS Cold Region Entry Flag 1b0 = TS Cold Region Entry not detected 1b1 = TS Cold Region Entry detected
2	TS_COOL_FLAG	RC	1b0	TS Cool Region Entry Flag 1b0 = TS Cool Region Entry not detected 1b1 = TS Co0l Region Entry detected
1	TS_WARM_FLAG	RC	1b0	TS Warm Region Entry Flag 1b0 = TS Warm Region Entry not detected 1b1 = TS Warm Region Entry detected
0	TS_HOT_FLAG	RC	1b0	TS Hot Region Entry Flag 1b0 = TS Hot Region Entry not detected 1b1 = TS Hot Region Entry detected

## 表 9-14. FLAG1 Register Field Descriptions



#### 9.5.1.6 FLAG2 Register (Address = 0x5) [reset = 0x0]

FLAG2 is shown in  $\boxtimes$  9-21 and described in  $\cancel{5}$  9-15.

Return to Summary Table.

Clear on Read

义	9-21.	FLAG2	Register	

7	6	5	4	3	2	1	0
ADC_READY_ FLAG	COMP1_ALAR M_FLAG	COMP2_ALAR M_FLAG	COMP3_ALAR M_FLAG		RESERVED		TS_OPEN_FLA G
RC-1b0	RC-1b0	RC-1b0	RC-1b0		RC-3b000		RC-1b0

Bit	Field	Туре	Reset	Description
7	ADC_READY_FLAG	RC	1b0	ADC Ready Flag 1b0 = No ADC conversion completed since last flag read 1b1 = ADC Conversion Completed
6	COMP1_ALARM_FLAG	RC	1b0	ADC COMP1 Threshold Flag 1b0 = No threshold crossing detected 1b1 = Selected ADC measurement crossed condition set by 1_ADCALARM_ABOVE bit
5	COMP2_ALARM_FLAG	RC	1b0	ADC COMP2 Threshold Flag 1b0 = No threshold crossing detected 1b1 = Selected ADC measurement crossed condition set by 2_ADCALARM_ABOVE bit
4	COMP3_ALARM_FLAG	RC	1b0	ADC COMP3 Threshold Flag 1b0 = No threshold crossing detected 1b1 = Selected ADC measurement crossed condition set by 3_ADCALARM_ABOVE bit
3-1	RESERVED	RC	3b000	Reserved
0	TS_OPEN_FLAG	RC	1b0	TS Open Flag 1b0 = No TS Open fault detected 1b1 = TS Open fault detected

# 表 9-15. FLAG2 Register Field Descriptions

## 9.5.1.7 FLAG3 Register (Address = 0x6) [reset = 0x0]

FLAG3 is shown in  $\boxtimes$  9-22 and described in  $\cancel{E}$  9-16.

Return to Summary Table.

Clear on Read

X	9-22.	FLAG3	Register
---	-------	-------	----------

7	6	5	4	3	2	1	0
RESERVED	WD_FAULT_FL AG	SAFETY_TMR_ FAULT_FLAG	LDO_OCP_FA ULT_FLAG	IMAX_FAULT_F LAG	_	MRWAKE2_TI MEOUT_FLAG	MRRESET_WA RN_FLAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

Bit	Field	Туре	Reset	Description
7	RESERVED	RC	1b0	Reserved
6	WD_FAULT_FLAG	RC	1b0	Watchdog Fault Flag 1b0 = Watchdog Timer not expired 1b1 = Watchdog Timer expired
5	SAFETY_TMR_FAULT_F LAG	RC	1b0Safety Timer Fault Flag1b0 = Safety Timer not expired1b1 = Safety Timer Expired	
4	LDO_OCP_FAULT_FLAG	RC	1b0	LDO Over Current Fault 1b0 = LDO Normal 1b1 = LDO Over current fault detected
3	IMAX_FAULT_FLAG	RC	1b0	IMAX Open Fault Flag 1b0 = No IMAX open fault detected 1b1 = IMAX open fault detected
2	MRWAKE1_TIMEOUT_FL AG	RC	1b0	MR Wake 1 Timer Flag 1b0 = MR Wake 1 timer not expired 1b1 = MR Wake 1 timer expired
1	MRWAKE2_TIMEOUT_FL AG	RC	1b0	MR Wake 2 Timer Flag 1b0 = MR Wake 2 timer not expired 1b1 = MR Wake 2 timer expired
0	MRRESET_WARN_FLAG	RC	1b0	MR Reset Warn Timer Flag 1b0 = MR Reset Warn timer not expired 1b1 = MR Reset Warn timer expired

# 表 9-16. FLAG3 Register Field Descriptions



#### 9.5.1.8 MASK0 Register (Address = 0x7) [reset = 0x0]

MASK0 is shown in  $\boxtimes$  9-23 and described in  $\cancel{E}$  9-17.

Return to Summary Table.

図 9-23. MASK0 Register								
7	6	5	4	3	2	1	0	
RESERVED	CHRG_CV_MA SK	CHARGE_DON E_MASK	IINLIM_ACTIVE _MASK	VDPPM_ACTIV E_MASK	VINDPM_ACTI VE_MASK	THERMREG_A CTIVE_MASK	VIN_PGOOD_ MASK	
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
6	CHRG_CV_MASK	R/W	1b0	Mask for CHRG_CV interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
5	CHARGE_DONE_MASK	R/W	1b0	Mask for CHARGE_DONE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
4	IINLIM_ACTIVE_MASK	R/W	1b0	Mask for IINLIM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
3	VDPPM_ACTIVE_MASK	R/W	1b0	Mask for VDPPM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
2	VINDPM_ACTIVE_MASK	R/W	1b0	Mask for VINDPM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
1	THERMREG_ACTIVE_M ASK	R/W	1b0	Mask for THERMREG_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
0	VIN_PGOOD_MASK	R/W	1b0	Mask for VIN_PGOOD interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked

# 表 9-17. MASK0 Register Field Descriptions

## 9.5.1.9 MASK1 Register (Address = 0x8) [reset = 0x0]

MASK1 is shown in  $\boxtimes$  9-24 and described in  $\cancel{5}$  9-18.

Return to Summary Table.

凶 9-24. MASK1 Register								
7	6	5	4	3	2	1	0	
VIN_OVP_FAU LT_MASK	RESERVED	BAT_OCP_FAU LT_MASK	BAT_UVLO_FA ULT_MASK	TS_COLD_MA SK	TS_COOL_MA SK	TS_WARM_MA SK	TS_HOT_MAS K	
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_MASK	R/W	1b0	Mask for VIN_OVP_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
6	RESERVED	R/W	1b0	Reserved
5	BAT_OCP_FAULT_MASK	R/W	1b0	Mask for BAT_OCP_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
4	BAT_UVLO_FAULT_MAS K	R/W	1b0	Mask for BAT_UVLO_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
3	TS_COLD_MASK	R/W	1b0	Mask for TS_COLD interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
2	TS_COOL_MASK	R/W	1b0	Mask for TS_COOL interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
1	TS_WARM_MASK	R/W	1b0	Mask for TS_WARM interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
0	TS_HOT_MASK	R/W	1b0	Mask for TS_HOT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked

# 表 9-18. MASK1 Register Field Descriptions



#### 9.5.1.10 MASK2 Register (Address = 0x9) [reset = 0x71]

MASK2 is shown in  $\boxtimes$  9-25 and described in  $\boxed{3}$  9-19.

Return to Summary Table.

図 9-25. MASK2 Register										
7	6	5	4	3	2	1	0			
ADC_READY_ FLAG	COMP1_ALAR M_FLAG	COMP2_ALAR M_FLAG	COMP3_ALAR M_FLAG		RESERVED		TS_OPEN_MA SK			
R/W-1b0	R/W-1b1	R/W-1b1	R/W-1b1		R/W-3b000		R/W-1b1			

Bit	Field	Туре	Reset	Description
7	ADC_READY_FLAG	R/W	1b0	Mask for ADC_READY Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
6	COMP1_ALARM_FLAG	R/W	1b0 = Interrup	Mask for COMP1_ALARM Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
5	COMP2_ALARM_FLAG	R/W	1b1	Mask for COMP2_ALARM Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
4	COMP3_ALARM_FLAG	R/W	1b1	Mask for COMP3_ALARM Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
3-1	RESERVED	R/W	3b000	Reserved 3b000 = Interrupt Not Masked 3b001 = Interrupt Masked
0	TS_OPEN_MASK R/W 1		1b1	Mask for TS_OPEN Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked

# 表 9-19. MASK2 Register Field Descriptions

## 9.5.1.11 MASK3 Register (Address = 0xA) [reset = 0x0]

MASK3 is shown in  $\boxtimes$  9-26 and described in  $\cancel{5}$  9-20.

Return to Summary Table.

凶 9-26. MASK3 Register										
7	6	5	4	3	2	1	0			
RESERVED	WD_FAULT_M ASK	SAFETY_TMR_ FAULT_MASK	LDO_OCP_FA ULT_MASK	IMAX_FAULT_ MASK	MRWAKE1_TI MEOUT_MASK	MRWAKE2_TI MEOUT_MASK	MRRESET_WA RN_MASK			
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0			

Bit	Field	Туре	Reset	Description		
7	RESERVED	R/W	1b0	Reserved		
6	WD_FAULT_MASK	R/W	1b0	Mask for WD_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		
5	SAFETY_TMR_FAULT_M ASK	R/W	1b0	Mask for SAFETY_TIMER_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		
4	LDO_OCP_FAULT_MASK	R/W	1b0	Mask for LDO_OCP_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		
3	IMAX_FAULT_MASK	R/W	1b0	Mask for IMAX_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		
2	MRWAKE1_TIMEOUT_M ASK	R/W	1b0	Mask for MRWAKE1_TIMEOUT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		
1	MRWAKE2_TIMEOUT_M ASK	R/W	1b0	Mask for MRWAKE2_TIMEOUT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		
0	1b0 = In		1b0	Mask for MRRESET_WARN Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked		

#### 表 9-20. MASK3 Register Field Descriptions



### 9.5.1.12 VBAT\_CTRL Register (Address = 0x12) [reset = 0x3C]

VBAT\_CTRL is shown in 図 9-27 and described in 表 9-21.

Return to Summary Table.

#### 図 9-27. VBAT\_CTRL Register

7	6	5	4	3	2	1	0	
RESERVED	VBAT_REG_6:0							
R/W-1b0		R/W-7b0111100						

Bit Field Type Reset Description									
7	RESERVED	RVED R/W 1b0 Reserved							
6-0	VBAT_REG_6:0	R/W	7b0111100	Battery Regulation Voltage VBATREG = 3.6V + VBAT_REG code x 10mV If a value greater than 4.6V is written, the setting will go to 4.6V					

#### 表 9-21. VBAT\_CTRL Register Field Descriptions

# 9.5.1.13 ICHG\_CTRL Register (Address = 0x13) [reset = 0x8]

ICHG\_CTRL is shown in 図 9-28 and described in 表 9-22.

Return to Summary Table.

#### 図 9-28. ICHG\_CTRL Register

7	6	5	4	3	2	1	0		
ICHG_7:0									
	R/W-8b00001000								

В	Bit	Field	eld Type Reset Description							
7	<i>'</i> -0	ICHG_7:0	R/W		Fast Charge Current Fast Charge Current = 1.25mA x ICHG code (ICHARGE_RANGE =0) Fast Charge Current = 2.5mA x ICHG code (ICHARGE_RANGE =1)					

#### 表 9-22. ICHG\_CTRL Register Field Descriptions



#### 9.5.1.14 PCHRGCTRL Register (Address = 0x14) [reset = 0x2]

PCHRGCTRL is shown in  $\boxtimes$  9-29 and described in  $\cancel{5}$  9-23.

Return to Summary Table.

## 図 9-29. PCHRGCTRL Register

7	6	5	4	3	2	1	0		
ICHARGE_RAN RESERVED GE			IPRECHG_4:0						
R/W-1b0	R/W	2b00	R/W-5b00010						

Bit	Field	Туре	Reset	Description
7	ICHARGE_RANGE	R/W	1b0	Charge Current Step 1b0 = 1.25mA step (318.75mA max charge current) 1b1 = 2.5mA step (500mA max charge current)
6-5	RESERVED	R/W	2b00	Reserved
4-0	IPRECHG_4:0	R/W	5600010	Pre-Charge Current Pre-Charge Current = 1.25mA x IPRECHG code (ICHARGE_RANGE =0) Pre-Charge Current = 2.5mA x IPRECHG code (ICHARGE_RANGE =1)

#### 表 9-23. PCHRGCTRL Register Field Descriptions

## 9.5.1.15 TERMCTRL Register (Address = 0x15) [reset = 0x14]

TERMCTRL is shown in  $\boxtimes$  9-30 and described in  $\cancel{B}$  9-24.

Return to Summary Table.

図 9-30. TERMCTRL Register									
7	6	5	5 4 3 2 1						
RESE	RESERVED ITERM_4:0						TERM_DISABL E		
R/W-2b00 R/W-5b01010							R/W-1b0		

	A 3-24. TERMOTIVE Register field Descriptions							
Bit	Field	Туре	Reset	Description				
7-6	RESERVED	R/W	2b00	Reserved				
5-1	ITERM_4:0	R/W	5b01010	Termination Current Programmable Range = 1% to 31% of ICHRG 5b00000 = Do not Use 5b00001 = 1% of ICHRG 5b00010 = 2% of ICHRG 5b01000 = 4% of ICHRG 5b01000 = 16% of ICHRG				
0	TERM_DISABLE	R/W	1b0	Termination Disable 1b0 = Termination Enabled 1b1 = Termination Disabled				

# 表 9-24. TERMCTRL Register Field Descriptions



#### 9.5.1.16 BUVLO Register (Address = 0x16) [reset = 0x0]

BUVLO is shown in  $\boxtimes$  9-31 and described in  $\boxed{3}$  9-25.

Return to Summary Table.

	図 9-31. BUVLO Register									
7	6	5	4	3	2	1	0			
RESE	RVED	VLOWV_SEL	IBAT_OCF	P_ILIM_1:0		BUVLO_2:0				
R/W-	-2b00	R/W-1b0	R/W-	2b00		R/W-3b000				

表 9-25. BUVLO Register Field Descriptions							
Bit	Field	Туре	Reset	Description			
7-6	RESERVED	R/W	2b00	Reserved			
5	VLOWV_SEL	R/W	1b0	Pre-charge to Fast Charge Threshold 1b0 = 3.0V 1b1 = 2.8V			
4-3	IBAT_OCP_ILIM_1:0	R/W	2600	Battery Over-Current Protection Threshold 2b00 = 1200mA 2b01 = 1500mA 2b10 = Disabled 2b11 = Disabled			
2-0	BUVLO_2:0	R/W	36000	Battery UVLO Voltage 3b000 = 3.0V 3b001 = 3.0V 3b010 = 3.0V 3b011 = 2.8V 3b100 = 2.6V 3b101 = 2.4V 3b110 = 2.2V 3b111 = Disabled			

## 表 9-25. BUVLO Register Field Descriptions

## 9.5.1.17 CHARGERCTRL0 Register (Address = 0x17) [reset = 0x82]

CHARGERCTRL0 is shown in  $\boxtimes$  9-32 and described in  $\cancel{5}$  9-26.

Return to Summary Table.

	図 9-32. CHARGERCTRL0 Register									
7	6	5	4	3	2	1	0			
TS_EN	TS_CONTROL _MODE	VRH_THRESH	WATCHDOG_D ISABLE	2XTMR_EN	SAFETY_TIMI	ER_LIMIT_1:0	RESERVED			
R/W-1b1	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-	2b01	R/W-1b0			

	表 9-26. CHARGERCTRL0 Register Field Descriptions						
Bit	Field	Туре	Reset	Description			
7	TS_EN	R/W	1b1	TS Function Enable 1b0 = TS function disabled (Only charge control is disabled. TS_OPEN detection and TS ADC monitoring remain enabled) 1b1 = TS function enabled			
6	TS_CONTROL_MODE	R/W	1b0	TS Function Control Mode 1b0 = Custom (JEITA) 1b1 = Disable charging on HOT/COLD Only			
5	VRH_THRESH	R/W	1b0	Recharge Voltage Threshold 1b0 = 140mV 1b1 = 200mV			
4	WATCHDOG_DISABLE	R/W	1b0	Watchdog Timer Disable 1b0 = Watchdog timer enabled 1b1 = Watchdog timer disabled			
3	2XTMR_EN	R/W	1b0	Enable 2X Safety Timer 1b0 = The timer is not slowed at any time 1b1 = The timer is slowed by 2x when in any control other than CC or CV			
2-1	SAFETY_TIMER_LIMIT_1 :0	R/W	2b01	Charger Safety Timer 2b00 = 3 Hr Fast Charge 2b01 = 6 Hr Fast Charge 2b10 = 12 Hr Fast Charge 2b11 = Disabled			
0	RESERVED	R/W	1b0	Reserved			

#### 表 9-26. CHARGERCTRL0 Register Field Descriptions



#### 9.5.1.18 CHARGERCTRL1 Register (Address = 0x18) [reset = 0x42]

CHARGERCTRL1 is shown in  $\boxtimes$  9-33 and described in  $\cancel{B}$  9-27.

Return to Summary Table.

図 9-33. CHARGERCTRL1 Reg	lister
--------------------------	--------

7	6	5	4	3	2	1	0		
VINDPM_DIS	VINPDM_2:0			DPPM_DIS		THERM_REG_2:0			
R/W-1b0		R/W-3b100		R/W-1b0		R/W-3b010			

			1	
Bit	Field	Туре	Reset	Description
7	VINDPM_DIS	R/W	1b0	Disable VINDPM Function
				1b0 = VINDPM Enabled
				1b1 = VINDPM Disabled
6-4	VINPDM_2:0	R/W	3b100	VINDPM Level Selection
				3b000 = 4.2V
				3b001 = 4.3V
				3b010 = 4.4V
				3b011 = 4.5V
				3b100 = 4.6V
				3b101 = 4.7V
				3b110 = 4.8V
				3b111 = 4.9V
3	DPPM_DIS	R/W	1b0	DPPM Disable
				1b0 = DPPM function enabled
				1b1 = DPPM function disabled
2-0	THERM_REG_2:0	R/W	3b010	Thermal Charge Current Foldback Threshold (Thermal Regulation).
				Note: Threshold accuracy ±20°C
				3b000 = 70°C
				3b001 = 75°C
				3b010 = 80°C
				3b011 = 85°C
				3b100 = 90°C
				3b101 = Reserved
				3b110 = Reserved
				3b111 = Disabled
L		-	1	1

#### 表 9-27. CHARGERCTRL1 Register Field Descriptions



## 9.5.1.19 ILIMCTRL Register (Address = 0x19) [reset = 0x1]

ILIMCTRL is shown in  $\boxtimes$  9-34 and described in  $\cancel{5}$  9-28.

Return to Summary Table.

	図 9-34. ILIMCTRL Register								
7	6	6         5         4         3         2         1         0							
		RESERVED				ILIM_2:0			
		R/W-5b00000				R/W-3b001			

Bit	Field	Туре	Reset	Description				
7-3	RESERVED	R/W	5b00000	Reserved				
2-0	ILIM_2:0	R/W	3b001	Input Current Limit Level Selection 3b000 = 50mA 3b001 = 100mA 3b010 = 150mA 3b011 = 200mA 3b100 = 300mA 3b101 = 400mA 3b110 = 500mA 3b111 = 600mA				

#### 表 9-28. ILIMCTRL Register Field Descriptions



#### 9.5.1.20 LDOCTRL Register (Address = 0x1D) [reset = 0xB0]

LDOCTRL is shown in 図 9-35 and described in 表 9-29.

Return to Summary Table.

#### 2 9-35. LDOCTRL Register

7	6	5	4	3	2	1	0
EN_LS_LDO			VLDO_4:0			LDO_SWITCH_ CONFG	RESERVED
R/W-1b1			R/W-5b01100			R/W-1b0	R/W-1b0

#### 表 9-29. LDOCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	EN_LS_LDO	R/W	1b1	LS/LDO Enable
				1b0 = Disable LS/LDO
				1b1 = Enable LS/LDO
6-2	VLDO_4:0	R/W	5b01100	LDO output voltage setting
				LDO Voltage = 600mV + VLDO Code x 100mV
1	LDO_SWITCH_CONFG	R/W	1b0	LDO / Load Switch Configuration Select
				1b0 = LDO
				1b1 = Load Switch
0	RESERVED	R/W	1b0	Reserved

## 9.5.1.21 MRCTRL Register (Address = 0x30) [reset = 0x2A]

MRCTRL is shown in  $\boxtimes$  9-36 and described in  $\boxed{3}$  9-30.

Return to Summary Table.

	図 9-36. MRCTRL Register							
7	6	5	4	3	2	1	0	
MR_RESET_VI N	MR_WAKE1_TI MER	MR_WAKE2_TI MER	MR_RESET	_WARN_1:0	MR_HW_RI	ESET_1:0	RESERVED	
R/W-1b0	R/W-1b0	R/W-1b1	R/W	-2b01	R/W-2	2b01	R/W-1b0	

Bit	Field	Туре	Reset	Description
7	MR_RESET_VIN	R/W	1b0	VIN Power Good gated MR Reset Enable 1b0 = Reset sent when /MR reset time is met regardless of VIN state 1b1 = Reset sent when MR reset is met and Vin is valid
6	MR_WAKE1_TIMER	R/W	1b0	Wake 1 Timer setting 1b0 = 125ms 1b1 = 500ms
5	MR_WAKE2_TIMER	R/W	1b1	Wake 2 Timer setting 1b0 = 1s 1b1 = 2s
4-3	MR_RESET_WARN_1:0	R/W	2601	MR Reset Warn Timer setting 2b00 = MR_HW_RESET - 0.5s 2b01 = MR_HW_RESET - 1.0s 2b10 = MR_HW_RESET - 1.5s 2b11 = MR_HW_RESET - 2.0s
2-1	MR_HW_RESET_1:0	R/W	2b01	MR HW Reset Timer setting 2b00 = 4s 2b01 = 8s 2b10 = 10s 2b11 = 14s
0	RESERVED	R/W	1b0	Reserved

#### 表 9-30. MRCTRL Register Field Descriptions



#### 9.5.1.22 ICCTRL0 Register (Address = 0x35) [reset = 0x10]

ICCTRL0 is shown in 図 9-37 and described in 表 9-31.

Return to Summary Table.

	図 9-37. ICCTRL0 Register								
7	6	5	4	3	2	1	0		
EN_SHIP_MOD E	RESERVED	AUTOWAKE_1:0		RESERVED	GLOBAL_INT_ MASK	HW_RESET	SW_RESET		
R/W-1b0	R/W-1b0	R/W-	2b01	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0		

		रू 9-51. I	CCIRLU RE	egister Field Descriptions
Bit	Field	Туре	Reset	Description
7	EN_SHIP_MODE	R/W	1b0	Ship Mode Enable 1b0 = Normal operation 1b1 = Enter Ship Mode when VIN is not valid and /MR is high
6	RESERVED	R/W	1b0	Reserved
5-4	AUTOWAKE_1:0	R/W	2b01	Auto-wakeup Timer (TRESTART) for /MR HW Reset 2b00 = 0.6s 2b01 = 1.2s 2b10 = 2.4s 2b11 = 5s
3	RESERVED	R/W	1b0	Reserved
2	GLOBAL_INT_MASK	R/W	1b0	Global Interrupt Mask 1b0 = Normal Operation 1b1 = Mask all interrupts
1	HW_RESET	R/W	1b0	HW Reset 1b0 = Normal operation 1b1 = HW Reset. Temporarily power down all power rails, except VDD. I <sup>2</sup> C Register go to default settings.
0	SW_RESET	R/W	1b0	SW_Reset 1b0 = Normal operation 1b1 = SW Reset. I <sup>2</sup> C Registers go to default settings.

# 表 9-31. ICCTRL0 Register Field Descriptions

## 9.5.1.23 ICCTRL1 Register (Address = 0x36) [reset = 0x0]

ICCTRL1 is shown in  $\boxtimes$  9-38 and described in  $\cancel{E}$  9-32.

Return to Summary Table.

	図 9-38. ICCTRL1 Register							
7	6	5	4	3	2	1	0	
MR_LPRES	6_ACTION_1:0	ADCIN_MODE	RESERVED	PG_MOI	DE_1:0	PMID_MC	DDE_1:0	
R/W-2b00         R/W-1b0         R/W-1b0         R/W-2b00         R/W-2b00					2b00			

		長 9-32. IC	CCTRL1 Re	gister Field Descriptions
Bit	Field	Туре	Reset	Description
7-6	MR_LPRESS_ACTION_1:	R/W	2b00	MR Long Press Action 2b00 = HW Reset (Power Cycle) 2b01 = Do nothing
				2b10 = Enter Ship Mode 2b11 = Enter Ship Mode
5	ADCIN_MODE	R/W	1b0	ADCIN Pin Mode of Operation 1b0 = General Purpose ADC input (no Internal biasing) 1b1 = 10K NTC ADC input (80uA biasing)
4	RESERVED	R/W	1b0	Reserved
3-2	PG_MODE_1:0	R/W	2600	PG Pin Mode of Operation 2b00 = VIN Power Good 2b01 = Deglitched Level Shifted /MR 2b10 = General Purpose Open Drain Output 2b11 = General Purpose Open Drain Output
1-0	PMID_MODE_1:0	R/W	2600	<ul> <li>PMID Control</li> <li>Sets how PMID is powered in any state, except Ship Mode.</li> <li>2b00 = PMID powered from BAT or VIN if present</li> <li>2b01 = PMID powered from BAT only, even if VIN is present</li> <li>2b10 = PMID disconnected and left floating</li> <li>2b11 = PMID disconnected and pulled down.</li> </ul>

#### + - - - -. \_ . .



#### 9.5.1.24 ICCTRL2 Register (Address = 0x37) [reset = 0x0]

ICCTRL2 is shown in  $\boxtimes$  9-39 and described in  $\cancel{5}$  9-33.

Return to Summary Table.

図 9-39. ICCTRL2 Register							
7	6	5	4	3	2	1	0
	RESERVED		GPO_PG	RESER	RVED	HWRESET_14 S_WD	CHARGER_DIS ABLE
	R/W-3b000		R/W-1b0	R/W-2	b00	R/W-1b0	R/W-1b0

# 表 9-33. ICCTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	3b000	Reserved
4	GPO_PG	R/W	1b0	/PG General Purpose Output State Control 1b0 = Pulled Down 1b1 = High Z
3-2	RESERVED	R/W	2b00	Reserved
1	HWRESET_14S_WD	R/W	1b0	Enable for 14-second I2C watchdog timer for HW Reset after VIN connection 1b0 = Timer disabled 1b1 = Device will perform HW reset if no I2C transaction is done within 14s after VIN is present
0	CHARGER_DISABLE	R/W	1b0	Charge Disable 1b0 = Charge enabled if /CE pin is low 1b1 = Charge disabled

## 9.5.1.25 ADCCTRL0 Register (Address = 0x40) [reset = 0x2]

ADCCTRL0 is shown in  $\boxtimes$  9-40 and described in  $\boxed{3}$  9-34.

Return to Summary Table.

	図 9-40. ADCCTRL0 Register							
7	6	5	4	3	2	1	0	
ADC_REA	D_RATE_1:0	ADC_CONV_S TART	ADC_CONV	_SPEED_1:0		ADC_COMP1_2:0	)	
R/W	/-2b00	R/W-1b0	R/W-	2b00		R/W-3b010		

Bit	Field	Туре	Reset	Description
7-6	ADC_READ_RATE_1:0	R/W	2b00	Read rate for ADC measurements in BAT Only operation 2b00 = Manual Read (Measurement done when
				ADC_CONV_START is set)
				2b01 = Continuous
				2b10 = Every 1 second
				2b11 = Every 1 minute
5	ADC_CONV_START	R/W	1b0	ADC Conversion Start Trigger
				Bit goes back to 0 when conversion is complete 1b0 = No ADC conversion
				1b0 – No ADC conversion 1b1 = Initiates ADC measurement in Manual Read operation
4-3	ADC_CONV_SPEED_1:0	R/W	2b00	ADC Conversion Speed
				2b00 = 24ms (Highest accuracy) 2b01 = 12ms
				2b01 = 12ms 2b10 = 6ms
				2b10 = 0m3
2-0	ADC COMP1 2:0	R/W	3b010	ADC Channel for Comparator 1
2-0			00010	3b000 = Disabled
				3b001 = ADCIN
				3b010 = TS
				3b011 = VBAT
				3b100 = ICHARGE
				3b101 = VIN
				3b110 = PMID
				3b111 = IIN

#### 表 9-34. ADCCTRL0 Register Field Descriptions



#### 9.5.1.26 ADCCTRL1 Register (Address = 0x41) [reset = 0x40]

ADCCTRL1 is shown in  $\boxtimes$  9-41 and described in  $\boxed{3}$  9-35.

Return to Summary Table.

図 9-41. ADCCTRL1 Register							
7	6	5	4	3	2	1	0
ADC_COMP2_2:0			ADC_COMP3_2:0			RESERVED	
R/W-3b010			R/W-3b000			R/W-2b00	

Dit	Field			
Bit	Field	Туре	Reset	Description
7-5	ADC_COMP2_2:0	R/W	3b010	ADC Channel for Comparator 2
				3b000 = Disabled
				3b001 = ADCIN
				3b010 = TS
				3b011 = VBAT
				3b100 = ICHARGE
				3b101 = VIN
				3b110 = PMID
				3b111 = IIN
4-2	ADC_COMP3_2:0	R/W	3b000	ADC Channel for Comparator 3
4-2			30000	3b000 = Disabled
				3b001 = ADCIN
				3b010 = TS
				3b011 = VBAT
				3b100 = ICHARGE
				3b101 = VIN
				3b110 = PMID
				3b111 = IIN
1-0	RESERVED	R/W	2b00	Reserved

#### 表 9-35. ADCCTRL1 Register Field Descriptions

# 9.5.1.27 ADC\_DATA\_VBAT\_M Register (Address = 0x42) [reset = X]

ADC\_DATA\_VBAT\_M is shown in  $\boxtimes$  9-42 and described in  $\cancel{k}$  9-36.

図 9-42. ADC_DATA_VBAT_M Register									
7	6	5	4	3	2	1	0		
VBAT_ADC_15:8									
			R·	-X					

Bit	Field	Туре	Reset	Description
7-0	VBAT_ADC_15:8	R	Х	ADC VBAT Measurement MSB



## 9.5.1.28 ADC\_DATA\_VBAT\_L Register (Address = 0x43) [reset = X]

ADC\_DATA\_VBAT\_L is shown in  $\boxtimes$  9-43 and described in  $\cancel{B}$  9-37.

図 9-43. ADC_DATA_VBAT_L Register									
7	6	5	4	3	2	1	0		
VBAT_ADC_7:0									
R-X									

表 9-37. ADC_DATA_VBAT_L Register Field Description	表 9-37. ADC [	DATA VBAT	L Register Field	Descriptions
--	---------------	-----------	------------------	--------------

Bit	Field	Туре	Reset	Description
7-0	VBAT_ADC_7:0	R	Х	ADC VBAT Measurement LSB

# 9.5.1.29 ADC\_DATA\_TS\_M Register (Address = 0x44) [reset = X]

ADC\_DATA\_TS\_M is shown in  $\boxtimes$  9-44 and described in B 9-38.

図 9-44. ADC_DATA_TS_M Register								
7	6	5	4	3	2	1	0	
TS_ADC_15:8								
			R	-X				

表 9-38. ADC DATA TS M Register Field Description	C_DATA_TS_M Register Field Descriptions
--	---

Bit	Field	Туре	Reset	Description
7-0	TS_ADC_15:8	R	Х	ADC TS Measurement MSB



#### 9.5.1.30 ADC\_DATA\_TS\_L Register (Address = 0x45) [reset = X]

ADC\_DATA\_TS\_L is shown in  $\boxtimes$  9-45 and described in  $\boxed{\times}$  9-39.

図 9-45. ADC_DATA_TS_L Register								
7	6	5	4	3	2	1	0	
TS_ADC_7:0								
			R	-X				

表 9-39. ADC DA	FA TS L Reais	ster Field Descriptions
----------------	---------------	-------------------------

Bit	Field	Туре	Reset	Description
7-0	TS_ADC_7:0	R	х	ADC TS Measurement LSB

0

# 9.5.1.31 ADC\_DATA\_ICHG\_M Register (Address = 0x46) [reset = X]

ADC\_DATA\_ICHG\_M is shown in  $\boxtimes$  9-46 and described in  $\cancel{a}$  9-40.

Return to Summary Table.

7

図 9-46. ADC_DATA_ICHG_M Register											
6	5	4	3	2	1						

ICHG_ADC_15:8
R-X

#### 表 9-40. ADC\_DATA\_ICHG\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ICHG_ADC_15:8	R	Х	ADC ICHG Measurement MSB



## 9.5.1.32 ADC\_DATA\_ICHG\_L Register (Address = 0x47) [reset = X]

ADC\_DATA\_ICHG\_L is shown in 図 9-47 and described in 表 9-41.

Return to Summary Table.

## 図 9-47. ADC\_DATA\_ICHG\_L Register

7	6	5	4	3	2	1	0	
ICHG_ADC_7:0								
			R	-X				

#### 表 9-41. ADC\_DATA\_ICHG\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ICHG_ADC_7:0	R	х	ADC ICHG Measurement LSB

## 9.5.1.33 ADC\_DATA\_ADCIN\_M Register (Address = 0x48) [reset = X]

ADC\_DATA\_ADCIN\_M is shown in  $\boxtimes$  9-48 and described in  $\cancel{5}$  9-42.

Return to Summary Table.

#### 図 9-48. ADC\_DATA\_ADCIN\_M Register

7	6	5	4	3	2	1	0
			ADCIN_A	ADC_15:8			
			R	-X			

#### 表 9-42. ADC\_DATA\_ADCIN\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ADCIN_ADC_15:8	R	Х	ADC ADCIN Measurement MSB



## 9.5.1.34 ADC\_DATA\_ADCIN\_L Register (Address = 0x49) [reset = X]

ADC\_DATA\_ADCIN\_L is shown in  $\boxtimes$  9-49 and described in  $\cancel{a}$  9-43.

Return to Summary Table.

## 図 9-49. ADC\_DATA\_ADCIN\_L Register

7	6	5	4	3	2	1	0	
ADCIN_ADC_7:0								
			R	-X				

#### 表 9-43. ADC\_DATA\_ADCIN\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ADCIN_ADC_7:0	R	x	ADC ADCIN Measurement LSB

## 9.5.1.35 ADC\_DATA\_VIN\_M Register (Address = 0x4A) [reset = X]

ADC\_DATA\_VIN\_M is shown in 図 9-50 and described in 表 9-44.

Return to Summary Table.

### 図 9-50. ADC\_DATA\_VIN\_M Register

7	6	5	4	3	2	1	0	
VIN_ADC_15:8								
			R	-X				

#### 表 9-44. ADC\_DATA\_VIN\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	VIN_ADC_15:8	R	х	ADC VIN Measurement MSB



## 9.5.1.36 ADC\_DATA\_VIN\_L Register (Address = 0x4B) [reset = X]

ADC\_DATA\_VIN\_L is shown in  $\boxtimes$  9-51 and described in  $\cancel{a}$  9-45.

Return to Summary Table.

図 9-51.	ADC	DATA	VIN	L Register	

7	6	5	4	3	2	1	0
			VIN_AD	DC_7:0			
			R-2	Х			

表 9-45. ADC_DATA_VIN_L Register Field Descriptior
---

Bit	Field	Туре	Reset	Description
7-0	VIN_ADC_7:0	R	х	ADC VIN Measurement LSB

## 9.5.1.37 ADC\_DATA\_PMID\_M Register (Address = 0x4C) [reset = X]

ADC\_DATA\_PMID\_M is shown in 図 9-52 and described in 表 9-46.

Return to Summary Table.

	図 9-52. ADC_DATA_PMID_M Register										
7 6 5 4 3 2 1 0											
PMID_ADC_15:8											
	R-X										

#### 表 9-46. ADC\_DATA\_PMID\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PMID_ADC_15:8	R	х	ADC PMID Measurement MSB



## 9.5.1.38 ADC\_DATA\_PMID\_L Register (Address = 0x4D) [reset = X]

ADC\_DATA\_PMID\_L is shown in 図 9-53 and described in 表 9-47.

Return to Summary Table.

図 9-53. ADC_DATA_PMID_L Register										
7 6 5 4 3 2 1 0										
PMID_ADC_7:0										
R-X										

表 9-47. ADC_	DATA	PMID	L Reaist	ter Field	Descriptions
--------------	------	------	----------	-----------	--------------

Bit	Field	Туре	Reset	Description
7-0	PMID_ADC_7:0	R	Х	ADC PMID Measurement LSB

## 9.5.1.39 ADC\_DATA\_IIN\_M Register (Address = 0x4E) [reset = X]

ADC\_DATA\_IIN\_M is shown in  $\boxtimes$  9-54 and described in  $\cancel{E}$  9-48.

Return to Summary Table.

#### 図 9-54. ADC\_DATA\_IIN\_M Register

7	6	5	4	3	2	1	0			
IIN_ADC_15:8										
R-X										

#### 表 9-48. ADC\_DATA\_IIN\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	IIN_ADC_15:8	R	х	ADC IIN Measurement MSB



## 9.5.1.40 ADC\_DATA\_IIN\_L Register (Address = 0x4F) [reset = X]

ADC\_DATA\_IIN\_L is shown in  $\boxtimes$  9-55 and described in  $\boxed{3}$  9-49.

Return to Summary Table.

図 9-55. ADC	_DATA_	IIN_L Re	gister
-------------	--------	----------	--------

7	6	5	4	3	2	1	0			
	IIN_ADC_7:0									
	R-X									

表 9-49. ADC	DATA	IIN L	. Register Field	Descriptions
-------------	------	-------	------------------	--------------

Bit	Field	Туре	Reset	Description
7-0	IIN_ADC_7:0	R	х	ADC IIN Measurement LSB

## 9.5.1.41 ADCALARM\_COMP1\_M Register (Address = 0x52) [reset = 0x23]

ADCALARM\_COMP1\_M is shown in  $\boxtimes$  9-56 and described in  $\cancel{5}$  9-50.

Return to Summary Table.

#### 図 9-56. ADCALARM\_COMP1\_M Register

7	6	5	4	3	2	1	0			
	1_ADCALARM_15:8									
	R/W-8b00100011									

#### 表 9-50. ADCALARM\_COMP1\_M Register Field Descriptions

Bit	Bit Field Type		Reset	Description
7-0	1_ADCALARM_15:8	R/W	8b00100011	ADC Comparator 1 Threshold MSB



## 9.5.1.42 ADCALARM\_COMP1\_L Register (Address = 0x53) [reset = 0x20]

ADCALARM\_COMP1\_L is shown in  $\boxtimes$  9-57 and described in  $\cancel{5}$  9-51.

Return to Summary Table.

図 9-57. ADCALARM_COMP1_L Register										
7 6 5 4 3 2 1 0										
	1_ADCAL	_ARM_7:4		1_ADCALARM_ ABOVE		RESERVED				
	R/W-4	b0010	R/W-1b0		R/W-3b000					

## 表 9-51. ADCALARM\_COMP1\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-4	1_ADCALARM_7:4	R/W	4b0010	ADC Comparator 1 Threshold LSB	
3	1_ADCALARM_ABOVE	R/W	1b0	ADC Comparator1 Polarity 1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold 1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold	
2-0	RESERVED	R/W	3b000	Reserved	

## 9.5.1.43 ADCALARM\_COMP2\_M Register (Address = 0x54) [reset = 0x38]

ADCALARM\_COMP2\_M is shown in  $\boxtimes$  9-58 and described in  $\cancel{5}$  9-52.

Return to Summary Table.

## 図 9-58. ADCALARM\_COMP2\_M Register

7	6	5	4	3	2	1	0	
			2_ADCAL	ARM_15:8				
R/W-8b00111000								

#### 表 9-52. ADCALARM\_COMP2\_M Register Field Descriptions

Bit	Bit Field Type		Reset	Description
7-0	2_ADCALARM_15:8	R/W	8b00111000	ADC Comparator 2 Threshold MSB



## 9.5.1.44 ADCALARM\_COMP2\_L Register (Address = 0x55) [reset = 0x90]

ADCALARM\_COMP2\_L is shown in  $\boxtimes$  9-59 and described in  $\cancel{5}$  9-53.

Return to Summary Table.

	図 9-59. ADCALARM_COMP2_L Register										
7 6 5 4 3 2 1 0											
	2_ADCAL	_ARM_7:4		2_ADCALARM_ ABOVE		RESERVED					
	R/W-4	b1001		R/W-1b0		R/W-3b000					

### 表 9-53. ADCALARM\_COMP2\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-4	2_ADCALARM_7:4	R/W	4b1001	ADC Comparator 2 Threshold LSB	
3	2_ADCALARM_ABOVE	R/W	1b0	ADC Comparator 2 Polarity 1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold 1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold	
2-0	RESERVED	R/W	3b000	Reserved	

## 9.5.1.45 ADCALARM\_COMP3\_M Register (Address = 0x56) [reset = 0x0]

ADCALARM\_COMP3\_M is shown in  $\boxtimes$  9-60 and described in  $\cancel{5}$  9-54.

Return to Summary Table.

### 図 9-60. ADCALARM\_COMP3\_M Register

7	6	5	4	3	2	1	0	
3_ADCALARM_15:8								
R/W-8b0000000								

#### 表 9-54. ADCALARM\_COMP3\_M Register Field Descriptions

Bit Field Typ		Туре	Reset	Description
7-0	3_ADCALARM_15:8	R/W	8b00000000	ADC Comparator 3 Threshold MSB



## 9.5.1.46 ADCALARM\_COMP3\_L Register (Address = 0x57) [reset = 0x0]

ADCALARM\_COMP3\_L is shown in  $\boxtimes$  9-61 and described in  $\cancel{5}$  9-55.

Return to Summary Table.

	図 9-61. ADCALARM_COMP3_L Register										
7 6 5 4 3 2 1 0											
	3_ADCAI	_ARM_7:4		3_ADCALARM_ ABOVE		RESERVED					
R/W-4b0000 R/W-1b0 R/W-3b000											

#### 表 9-55. ADCALARM\_COMP3\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-4	3_ADCALARM_7:4	R/W	4b0000	ADC Comparator 3 Threshold LSB	
3	3_ADCALARM_ABOVE	R/W	1b0	ADC Comparator 3 Polarity 1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold 1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold	
2-0	RESERVED	R/W	3b000	Reserved	

## 9.5.1.47 ADC\_READ\_EN Register (Address = 0x58) [reset = 0x0]

ADC\_READ\_EN is shown in  $\boxtimes$  9-62 and described in  $\cancel{5}$  9-56.

Return to Summary Table.

	図 9-62. ADC_READ_EN Register									
7	6	5	4	3	2	1	0			
EN_IIN_READ	EN_PMID_REA D	EN_ICHG_REA D	EN_VIN_READ	EN_VBAT_REA D	EN_TS_READ	EN_ADCIN_RE AD	RESERVED			
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0			

Bit	Field	Туре	Reset	Description
7	EN_IIN_READ	R/W	1b0	Enable measurement for Input Current (IIN) Channel 1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
6	EN_PMID_READ	R/W	1b0	Enable measurement for PMID Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
5	EN_ICHG_READ	R/W	1b0	Enable measurement for Charge Current Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
4	EN_VIN_READ	R/W	1b0	Enable measurement for Input Voltage (VIN) Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
3	EN_VBAT_READ	R/W	1b0	Enable measurement for Battery Voltage (VBAT) Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
2	EN_TS_READ	R/W	1b0	Enable measurement for TS Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
1	EN_ADCIN_READ	R/W	1b0	Enable measurement for ADCIN Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
0	RESERVED	R/W	1b0	Reserved

### 表 9-56. ADC\_READ\_EN Register Field Descriptions



### 9.5.1.48 TS\_FASTCHGCTRL Register (Address = 0x61) [reset = 0x34]

TS\_FASTCHGCTRL is shown in  $\boxtimes$  9-63 and described in  $\cancel{5}$  9-57.

Return to Summary Table.

図 9-63.	TS	FASTCHGCTRL	Register
---------	----	-------------	----------

7	6	5	4	3	2	1	0		
RESERVED	TS_VBAT_REG2:0			RESERVED		TS_ICHRG_2:0			
R/W-1b0		R/W-3b011				R/W-3b100			

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
6-4	TS_VBAT_REG2:0	R/W	3b011	Reduced target battery voltage during Warm 3b000 = No reduction 3b001 = VBAT_REG - 50mV 3b010 = VBAT_REG - 100mV 3b011 = VBAT_REG - 150mV 3b100 = VBAT_REG - 200mV 3b101 = VBAT_REG - 250mV 3b111 = VBAT_REG - 300mV 3b111 = VBAT_REG - 350mV
3	RESERVED	R/W	1b0	Reserved
2-0	TS_ICHRG_2:0	R/W	3b100	Fast charge current when decreased by TS function 3b000 = No reduction 3b001 = 0.875 x ICHG 3b010 = 0.750 x ICHG 3b011 = 0.625 x ICHG 3b100 = 0.500 x ICHG 3b101 = 0.375 x ICHG 3b110 = 0.250 x ICHG 3b111 = 0.125 x ICHG

#### 表 9-57. TS\_FASTCHGCTRL Register Field Descriptions



## 9.5.1.49 TS\_COLD Register (Address = 0x62) [reset = 0x7C]

TS\_COLD is shown in  $\boxtimes$  9-64 and described in  $\cancel{5}$  9-58.

Return to Summary Table.

	図 9-64. TS_COLD Register												
7	6	5	4	3	2	1	0						
			TS_CC	)LD_7:0									
	R/W-8b01111100												

Bit Field	Туре	Field	Reset	Description
7-0 TS_COLD_7		TS_COLD_7:0	8601111100	TS Cold Threshold 1b = 4.688 mV 10b = 9.375 mV 100b = 18.75 mV 1000b = 37.5 mV 10000b = 75 mV 100000b = 150 mV 1000000b = 300 mV 1000000b = 600mV

#### 表 9-58. TS\_COLD Register Field Descriptions



#### 9.5.1.50 TS\_COOL Register (Address = 0x63) [reset = 0x6D]

TS\_COOL is shown in  $\boxtimes$  9-65 and described in  $\cancel{5}$  9-59.

Return to Summary Table.

	図 9-65. TS_COOL Register												
7	6	5	4	3	2	1	0						
			TS_CO	OL_7:0									
	R/W-8b01101101												

Bit	Field	Туре	Reset	Description				
7-0	TS_COOL_7:0	R/W	8b01101101	TS Cool Threshold				
				1b = 4.688 mV				
				10b = 9.375 mV				
				100b = 18.75 mV				
				1000b = 37.5 mV				
				10000b = 75 mV				
				100000b = 150 mV				
				1000000b = 300 mV				
				1000000b = 600mV				

#### 表 9-59. TS\_COOL Register Field Descriptions



## 9.5.1.51 TS\_WARM Register (Address = 0x64) [reset = 0x38]

TS\_WARM is shown in  $\boxtimes$  9-66 and described in  $\cancel{B}$  9-60.

Return to Summary Table.

	凶 9-66. TS_WARM Register												
7	6	5	4	3	2	1	0						
			TS_WA	RM_7:0									
			R/W-8b0	0111000									

Bit F	Field	Туре	Reset	Description					
7-0 T	rs_warm_7:0	R/W	8600111000	TS Warm Threshold 1b = 4.688 mV 10b = 9.375 mV 100b = 18.75 mV 1000b = 37.5 mV 10000b = 75 mV 100000b = 150 mV 1000000b = 300 mV 1000000b = 600mV					

#### 表 9-60. TS\_WARM Register Field Descriptions



### 9.5.1.52 TS\_HOT Register (Address = 0x65) [reset = 0x27]

TS\_HOT is shown in  $\boxtimes$  9-67 and described in  $\cancel{E}$  9-61.

Return to Summary Table.

	図 9-67. TS_HOT Register												
7	6	5	4	3	2	1	0						
	TS_HOT_7:0												
			R/W-8b0	0100111									

Bit	Field	Туре	Reset	Description					
7-0	TS_HOT_7:0	R/W		TS Hot Threshold 1b = 4.688 mV 10b = 9.375 mV 100b = 18.75 mV 1000b = 37.5 mV 10000b = 75 mV 10000b = 150 mV					
				1000000b = 300 mV 1000000b = 600 mV					

#### 表 9-61. TS HOT Register Field Descriptions

## 9.5.1.53 DEVICE\_ID Register (Address = 0x6F) [reset = 0x20]

DEVICE\_ID is shown in  $\boxtimes$  9-68 and described in  $\cancel{5}$  9-62.

Return to Summary Table.

### 図 9-68. DEVICE\_ID Register

7	6	5	4	3	2	1	0	
DEVICE_ID_7:0								
	R-8b00100000							

#### 表 9-62. DEVICE\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DEVICE_ID_7:0	R	8b00100000	Device ID 100000b = BQ25150



## **10 Application and Implementation**

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## **10.1 Application Information**

A typical application of the BQ25150 consists of the device configured as an I<sup>2</sup>C controlled single cell Li-ion battery charger and power path manager or small battery applications such as smart-watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired. A resistor must be connected to the IMAX pin to set the maximum allowable charge current and must not be left floating.

The system designer may connect the  $\overline{\text{MR}}$  input to a push-button to send interrupts to the host as the button is pressed or to allow the application's end user to reset the system. If not used this pin must be left floating or tied to BAT.

The ADCIN pin may be tied to ground or be connected to a signal which the system designer desires to measure using the integrated ADC. The signal must be scaled down to not exceed the 0 to 1.2-V range of the ADCIN input range.

#### **10.2 Typical Application**




図 10-1. Typical Application Diagram

#### **10.2.1 Design Requirements**

The design parameters for the following design example are shown in  $\frac{1}{5}$  10-1.



表 10-1. Design Parameters	
---------------------------	--

	<b>,</b>
PARAMETER	VALUE
IN Supply Voltage	5 V
Battery Regulation Voltage	4.2 V
LDO Output Voltage	LDO (1.8 V)
Maximum Allowed Fast Charge Charge Current (IMAX)	300 mA

## 10.2.2 Detailed Design Procedure

### 10.2.2.1 Input (IN/PMID) Capacitors

Low ESR ceramic capacitors such as X7R or X5R is preferred for input decoupling capacitors and should be places as close as possible to the supply and ground pins fo the IC. Due to the voltage derating of the capacitors it is recommended at 25-V rated capacitors are used for IN and PMID pins which can normally operate at 5 V. After derating the minimum capacitance must be higher than  $1 \,\mu\text{F}$ .

#### 10.2.2.2 VDD, LDO Input and Output Capacitors

A low ESR ceramic capacitor such as X7R or X5R is recommended for the LDO decoupling capacitor. A 4.7- $\mu$ F capacitor is recommended for VDD output. For the LDO output a 2.2- $\mu$ F capacitor is recommended. The minimum supported capacitance after derating must be higher than 1  $\mu$ F to ensure stability. The VINLS input bypass capacitor value should match or exceed the LDO output capacitor value.

#### 10.2.2.3 TS

A 10-K $\Omega$  NTC should be connected in parallel to a 10-k $\Omega$  biasing resistor connected to ground. The ground connection of both the NTC and biasing resistor must be done as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due IR drops on the board ground lines.

If the system designer does not wish to use the TS function for charging control, a 5-k $\Omega$  resistor from IMAX to ground must be connected.

#### 10.2.2.4 IMAX Selection

For a 300-mA maximum allowable charge current, the desired maximum FAST\_CHARGE register code (decimal) is 120 when ICHARGE\_STEP = 1 (2.5 mA). Using  $\neq$  6, the calculated R<sub>IMAX</sub> value is 3.52 k $\Omega$ . Note that if ICHARGE\_STEP is set to 0 (1.25 mA), the I<sub>MAX</sub> value is reduced be half to 150 mA.

If the system designer does not wish to use the IMAX function to limit the maximum charge current,  $10-K\Omega$  resistor from IMAX to ground must be connected.

For easy configuration use of the BQ25150 Setup Guide and BQ25150 Setup Guide Tool is recommended.


#### 10.2.2.5 Recommended Passive Components

MIN	NOM		
		MAX	UNIT
1	10	47	μF
1	2.2	4.7	μF
1	4.7	4.7	μF
1		-	μF
1	4.7	10	μF
1		_	μF
0	0	1	nF
	1 1 1 0	1 1 4.7 1 0 0	1 4.7 10

#### 表 10-2. Recommended Passive Components




#### **10.2.3 Application Curves**




BQ25150 JAJSGX5C – JULY 2018 – REVISED APRIL 2023
















## **11 Power Supply Recommendations**

The BQ25150 requires the adapter or IN supply to be between 3.4 V and 5.5 V with at least 600-mA rating. The battery voltage must be higher than 2.4 V or  $V_{BATUVLO}$  to ensure proper operation.





## 12 Layout

## 12.1 Layout Guidelines

- Have solid ground plane that is tied to the GND bump.
- Place LDO and VDD output capacitors as close as possible to the respective bumps and GND or ground plane with short copper trace connection.
- Place PMID capacitor as close to the PMID bump as possible and GND or ground plane.
- A bypass capacitor from VINLS to GND is recommended to be placed as close as possible to the VINLS bump.

## 12.2 Layout Example







## **13 Device and Documentation Support**

#### **13.1 Device Support**

## 13.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

## **13.2 Documentation Support**

#### 13.2.1 Related Documentation

For related documentation see the following: BQ25150EVM Evaluation Module User's Guide, BQ25150 Setup Guide and BQ25150 Setup Guide Tool

## 13.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 13.4 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 13.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 13.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 13.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25150YFPR	ACTIVE	DSBGA	YFP	20	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25150	Samples
BQ25150YFPT	ACTIVE	DSBGA	YFP	20	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25150	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

26-Apr-2023

www.ti.com

Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25150YFPR	DSBGA	YFP	20	3000	180.0	8.4	1.77	2.17	0.62	4.0	8.0	Q1
BQ25150YFPT	DSBGA	YFP	20	250	180.0	8.4	1.77	2.17	0.62	4.0	8.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

26-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25150YFPR	DSBGA	YFP	20	3000	182.0	182.0	20.0
BQ25150YFPT	DSBGA	YFP	20	250	182.0	182.0	20.0


# YFP0020



# PACKAGE OUTLINE

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




## YFP0020

# EXAMPLE BOARD LAYOUT

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




# YFP0020

# EXAMPLE STENCIL DESIGN

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated