

# TPS25980: 2.7~24V、8A、3mΩ スマート eFuse - 調整可能な過渡障害管理を備 えたホットスワップ保護機能搭載

# 1 特長

- 広い入力電圧範囲:2.7V~24V
  - 絶対最大定格:30V
- 低オン抵抗:R<sub>ON</sub> = 3mΩ (標準値)
- サーキット・ブレーカ応答
- 調整可能な電流制限スレッショルド
  - 範囲:2A~8A
  - 精度:±8% (I<sub>IIM</sub> > 5A での標準値)
- 調整可能な過電流ブランキング・タイマ
  - トリップなしに負荷過渡を処理
- 正確な電流モニタ出力
  - ±3% (25℃、I<sub>OUT</sub> > 3A での標準値)
- フォルト応答をユーザーが設定可能
  - ラッチ・オフまたは自動再試行
  - 再試行回数 (有限または無限)
  - 再試行間隔
- 堅牢な短絡保護機能
  - 高速トリップ応答時間:400ns 未満 (標準値)
  - 100 万回の電源短絡イベントでテスト済み
  - ライン過渡への耐性 不要なトリップなし
- 可変出力スルー・レート (dVdt) 制御
- 可変の低電圧誤動作防止
- 過電圧誤動作防止 (固定 3.7V、7.6V、16.9V、および OVLO なしのオプション)
- 過熱保護機能を内蔵
- パワー・グッド表示
- 可変の負荷検出およびハンドシェイク・タイマ
- UL 2367 認定
  - ファイル番号 E339631
  - R<sub>ILIM</sub> ≥ 182Ω
- IEC 62368 CB 認証
- 小さなフットプリント:4mm×4mm の QFN パッケージ

# 2 アプリケーション

- ホットスワップ、ホットプラグ
- サーバーのスタンバイ・レール、PCle ライザー、アドオ ン・カード、ファン・モジュールの保護
- ルータおよびスイッチの光モジュール保護
- 産業用 PC
- デジタル TV

### 3 概要

TPS25980x ファミリの eFuse は、小さなパッケージに搭 載され、高度に統合された回路保護および電力管理ソリュ ーションです。これらのデバイスは、広い入力電圧範囲で 動作します。 I\*R 電圧降下を最小限に抑える必要がある 低電圧システムから、低消費電力を必要とする、より高電 圧の大電流システムまで、1 つの部品で対応できます。こ れらのデバイスは、過負荷、短絡、電圧サージ、過剰な突 入電流に対する堅牢な保護素子です。

過電圧事象は内部のカットオフ回路により制限されます。 過電圧スレッショルドを選択できるように、複数のデバイス・ オプションが用意されています。


このデバイスは、過電流状態に対してサーキット・ブレーカ 応答を提供します。過電流制限 (サーキット・ブレーカ・ス レッショルド) および高速トリップ (短絡) スレッショルドは、1 つの外付け抵抗で設定できます。これらのデバイスは、過 渡事象と実際のフォルトとを識別して、過電流応答をイン テリジェントに管理するので、フォルトに対する保護の堅牢 性を損なわずに、システムはライン過渡や負荷過渡の間も 中断なく動作できます。デバイスは、フォルト・シャットダウ ン後、ラッチ・オフに維持されるか、または自動的に再試行 を行うかを設定可能です。自動再試行の回数や再試行の 間隔は、コンデンサで設定できます。これによって、リモー ト・システムは一時的なフォルトから自動的に復元できると ともに、持続的なフォルトが原因で電源にいつまでもストレ スがかかることがないようになります。

TPS25980x デバイスは、小型の 4mm × 4mm QFN パッ ケージで供給されます。これらのデバイスは、-40℃~ 125℃の接合部温度範囲で動作が規定されています。

### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS25980x	QFN (24)	4.0mm × 4.0mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



概略回路図



# **Table of Contents**

1 特長	1	9 Application and Implementation	28
2 アプリケーション		9.1 Application Information	28
3 概要		9.2 Typical Application: Patient Monitoring System in	
4 Revision History		Medical Applications	28
5 Device Comparison Table		9.3 System Examples	35
6 Pin Configuration and Functions		10 Power Supply Recommendations	39
7 Specifications		10.1 Transient Protection	39
7.1 Absolute Maximum Ratings		10.2 Output Short-Circuit Measurements	40
7.2 ESD Ratings		11 Layout	41
7.3 Recommended Operating Conditions		11.1 Layout Guidelines	41
7.4 Thermal Information		11.2 Layout Example	42
7.5 Electrical Characteristics		12 Device and Documentation Support	43
7.6 Timing Requirements		12.1 Documentation Support	43
7.7 Switching Characteristics		12.2 Receiving Notification of Documentation Updates	s <mark>43</mark>
7.8 Typical Characteristics		12.3 Support Resources	43
8 Detailed Description		12.4 Trademarks	43
8.1 Overview		12.5 静電気放電に関する注意事項	43
8.2 Functional Block Diagram		12.6 Glossary	43
8.3 Feature Description		13 Mechanical, Packaging, and Orderable	
8.4 Fault Response		Information	44
8.5 Device Functional Modes			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
August 2020	*	Initial release.



# **5 Device Comparison Table**

PART NUMBER	OVERVOLTAGE LOCKOUT THRESHOLD TYPICAL (V)	OVERCURRENT RESPONSE
TPS259802ONRGE	3.7	Circuit Breaker
TPS259803ONRGE	7.6	Circuit Breaker
TPS259804ONRGE	16.9	Circuit Breaker
TPS259807ONRGE	No OVLO	Circuit Breaker

Copyright © 2021 Texas Instruments Incorporated



# **6 Pin Configuration and Functions**




図 6-1. RGE 24-Pin QFN Top View

## **Pin Functions**

P	IN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
OUT	17, 18, 19, 20, 21, 22, 23, 24	Power	Power Output.
IN	Pad 1 Power		Power Input. The exposed pad must be soldered to input power plane uniformly to ensure proper heat dissipation and to maintain optimal current distribution through the device.
GND			Connect to System Ground.
EN/UVLO	EN/UVLO 6 Analog Input		Active High Enable for the device. A resistor divider on this pin from input supply to GND can be used to adjust the Undervoltage Lockout threshold. <b>Do not leave floating.</b>
ITIMER	7	Analog Output	A capacitor from this pin to GND sets the overcurrent blanking interval during which the output current can temporarily exceed set current limit (but lower than fast-trip threshold) before the device overcurrent response takes action. Leave this pin open for fastest response to overcurrent events. Refer to ITIMER Functional Mode Summary for more details.
ILIM	8	Analog Output	An external resistor from this pin to GND sets the output current limit threshold and fast trip threshold. <b>Do not leave floating.</b>
IMON	9	Analog Output	Analog output load current monitor. This pin sources a current proportional to the load current. This can be converted to a voltage signal by connecting an appropriate resistor from this pin to GND.
RETRY_DLY	10	Analog Output	A capacitor from this pin to GND sets the time period that has to elapse after a fault shutdown before the device attempts to restart automatically. Connect this pin to GND for latch-off operation (no auto-retries) after a fault. Refer to <i>Fault Response</i> section for more details.
NRETRY	11	Analog Output	A capacitor from this pin to GND sets the number of times the part attempts to restart automatically after shutdown due to fault. Connect this pin to GND if the part should retry indefinitely. Refer to <i>Fault Response</i> section for more details.



# Pin Functions (continued)

PI	IN	TYPE	DESCRIPTION
NAME	NAME NO.		DESCRIP HON
LDSTRT	LDSTRT 12 Analog Input		Load Detect/Handshake Signal. A capacitor from this pin to GND sets the time period after PG assertion within which the pin has to be pulled low for the device to remain ON. Connect to GND if the load detect/handshake feature is not used. Refer to <i>Load Detect/Handshake (LDSTRT)</i> section for more details. <b>Do not leave floating.</b>
PG	13	Digital Output	Active High Power Good Indication. This pin is asserted when the FET is fully enhanced and output has reached maximum voltage. It is an open drain output that requires an external pull-up resistor to an external supply. This pin remains logic low when $V_{\text{IN}} < V_{\text{UVP}}$ .
dVdt	15	Analog Output	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest slew rate during start up.



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	Parameter	Pin	MIN MAX	UNIT
V <sub>IN</sub>	Maximum Input Voltage Range	IN	-0.3 30	V
V <sub>OUT</sub>	Maximum Output Voltage Range	OUT	-0.8 min (30V, V <sub>IN</sub> + 0.3)	V
V <sub>EN/UVLO</sub>	Maximum Enable Pin Voltage Range	EN/UVLO	-0.3 7	V
V <sub>LDSTRT</sub>	Maximum LDSTRT Pin Voltage Range	LDSTRT	7	V
V <sub>dVdt</sub>	Maximum dVdt Pin Voltage Range	dVdt	Internally Limited	V
$V_{PG}$	Maximum PG Pin Voltage Range	PG	-0.3 7	V
V <sub>ITIMER</sub>	Maximum ITIMER Pin Voltage Range	ITIMER	Internally Limited	V
V <sub>NRETRY</sub>	Maximum NRETRY Pin Voltage Range	NRETRY	Internally Limited	V
V <sub>RETRY_DLY</sub>	Maximum RETRY_DLY Pin Voltage Range	RETRY_DLY	Internally Limited	V
I <sub>MAX</sub>	Maximum Continuous Switch Current	IN to OUT	Internally Limited	Α
T <sub>J</sub>	Junction temperature		Internally Limited	°C
T <sub>LEAD</sub>	Maximum Soldering Temperature		300	°C
T <sub>stg</sub>	Storage temperature		<b>–65</b> 150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Floatroatatia diagharga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	± 2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins <sup>(2)</sup>	± 1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	Parameter	Pin	MIN	MAX	UNIT
V <sub>IN</sub>	Input Voltage Range	IN	2.7	24	V
V <sub>OUT</sub>	Output Voltage Range	OUT		V <sub>IN</sub> + 0.3	V
V <sub>EN/UVLO</sub>	Enable Pin Voltage Range	EN/UVLO		6 <sup>(1)</sup>	V
V <sub>LDSTRT</sub>	LDSTRT Pin Capacitor Voltage Rating	LDSTRT	4		V
$V_{dVdT}$	dVdT Pin Capacitor Voltage Rating	dVdt	V <sub>IN</sub> + 4		V
$V_{PG}$	PG Pin Voltage Range	PG		6 <sup>(2)</sup>	V
V <sub>ITIMER</sub>	ITIMER Pin Capacitor Voltage Rating	ITIMER	4		V
V <sub>NRETRY</sub>	NRETRY Pin Capacitor Voltage Rating	NRETRY	4		V
V <sub>RETRY_DLY</sub>	RETRY_DLY Pin Capacitor Voltage Rating	RETRY_DLY	4		V
R <sub>ILIM</sub>	ILIM Pin Resistor	ILIM	182	1650	Ω
I <sub>MAX</sub>	Continuous Switch Current	IN to OUT		8	Α
TJ	Junction temperature		-40	125	°C

<sup>(1)</sup> For supply voltages below 6V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 6V, it is recommended to use an appropriate resistor divider between IN, EN and GND to ensure the voltage at the EN pin is within the specified limits.

#### 7.4 Thermal Information

		TPS25980X	
	THERMAL METRIC <sup>(1)</sup> (2)	RGE (QFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	36.7	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	11.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	11.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> For supply voltages below 6V, it is okay to pull up the PG pin to IN/OUT through a resistor. For supply voltages greater than 6V, it is recommended to use a stepped down power supply to ensure the voltage at the PG pin is within the specified limits.

<sup>(2)</sup> Based on simulations conducted with the device mounted on a JEDEC 4-layer PCB (2s2p) with minimum recommended pad size (2 oz Cu) and 3x2 via array.



# 7.5 Electrical Characteristics

(Test conditions unless otherwise noted)  $-40^{\circ}\text{C} \le \text{T}_\text{J} \le 125^{\circ}\text{C}$ ,  $\text{V}_\text{IN}$  = 12 V for TPS259804x/7x, 5 V for TPS259803x, 3.3 V for TPS259802x,  $\text{V}_\text{EN/UVLO}$  = 2 V,  $\text{R}_\text{ILIM}$  = 1650  $\Omega$  ,  $\text{C}_\text{dVdT}$  = Open, OUT = Open. All voltages referenced to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUP	PLY (IN)					
V <sub>IN</sub>	Input Voltage Range		2.7		24	V
I <sub>Q</sub>	IN Quiescent Current	$V_{EN} \ge V_{UVLO(R)}$		800	1200	μA
1	IN Shutdown Current	V <sub>SD</sub> < V <sub>EN</sub> < V <sub>UVLO</sub>		204	300	μA
I <sub>SD</sub>	IN Shutdown Current	V <sub>EN</sub> < V <sub>SD</sub>		3.67	20	μA
\ /	IN Undervoltage Protection	V <sub>IN</sub> Rising	2.46	2.53	2.6	V
$V_{UVP}$	Threshold	V <sub>IN</sub> Falling	2.35	2.42	2.49	V
OVERVOLT	AGE PROTECTION (IN)					
		TPS259802x, V <sub>IN</sub> Rising	3.62	3.7	3.76	V
$V_{OVP(R)}$		TPS259803x, V <sub>IN</sub> Rising	7.39	7.6	7.76	V
	Over teltage Protection Threshold	TPS259804x, V <sub>IN</sub> Rising	16.32	16.9	17.31	V
	Overvoltage Protection Threshold	TPS259802x, V <sub>IN</sub> Falling	3.52	3.6	3.66	V
$V_{OVP(F)}$		TPS259803x, V <sub>IN</sub> Falling	7.22	7.4	7.55	V
		TPS259804x, V <sub>IN</sub> Falling	15.80	16.4	16.81	V
OUTPUT C	JRRENT MONITOR (IMON)					
G <sub>IMON</sub>	Current Monitor Gain (I <sub>IMON</sub> :I <sub>OUT</sub> )	$3 A \le I_{OUT} \le min(8 A, I_{LIM})$	228.78	246	263.22	μΑ/Α
OUTPUT C	JRRENT LIMIT (ILIM)				'	
		R <sub>ILIM</sub> = 773 Ω, T <sub>J</sub> = 25 °C	1.76	2	2.17	Α
	I <sub>OUT</sub> Current Limit Threshold	$R_{ILIM}$ = 773 $\Omega$ , $T_J$ = -40 to 125 $^{\circ}$ C	1.53	2	2.43	Α
		R <sub>ILIM</sub> = 300 Ω, T <sub>J</sub> = 25 °C	4.75	4.98	5.23	Α
I <sub>LIM</sub>		$R_{ILIM}$ = 300 $\Omega$ , $T_J$ = -40 to 125 $^{\circ}$ C	4.36	4.98	5.66	Α
		R <sub>ILIM</sub> = 182 Ω, T <sub>J</sub> = 25 °C	7.77	8.13	8.54	Α
		$R_{ILIM}$ = 182 $\Omega$ , $T_J$ = -40 to 125 $^{\circ}$ C	7.23	8.13	9.07	Α
		R <sub>ILIM</sub> = Open		0		Α
I <sub>СВ</sub>	I <sub>OUT</sub> Circuit Breaker Threshold During ILIM pin Short to GND Condition (Single point failure)	R <sub>ILIM</sub> = Short to GND, T <sub>J</sub> = 25 °C			20	Α
I <sub>sc</sub>	Short-circuit Fast Trip Threshold			210		% I <sub>LIM</sub>
ON-RESIST	ANCE (IN - OUT)					
В	ON State Resistance	T <sub>J</sub> = 25 °C, I <sub>OUT</sub> = 2 A		3		mΩ
R <sub>ON</sub>	ON State Resistance	T <sub>J</sub> = -40 to 125 °C, I <sub>OUT</sub> = 2 A			5	mΩ
ENABLE / L	INDERVOLTAGE LOCKOUT (EN/UVLO)					
V <sub>UVLO(R)</sub>	EN/UVLO Pin Voltage Threshold	V <sub>EN</sub> Rising	1.18	1.2	1.23	V
V <sub>UVLO(F)</sub>	EN/OVEO FIII VOItage Tilleshold	V <sub>EN</sub> Falling	1.08	1.1	1.13	V
V <sub>SD</sub>	EN/UVLO Pin Voltage Threshold for Lowest Shutdown Current	V <sub>EN</sub> Falling	0.59	0.8		V
I <sub>ENLKG</sub>	EN/UVLO Pin Leakage Current				0.1	μA
POWER GO	OOD INDICATION (PG)					
		$V_{IN} < V_{UVP}$ , $V_{EN} < V_{SD}$ , $I_{PG} = 26 \mu A$		651	786	mV
$V_{PGD}$	PG Pin Low Voltage (PG de- asserted)	V <sub>IN</sub> = 3.3V, I <sub>PG</sub> ≤ 5 mA		320		mV
	3555.153)	$V_{IN} \ge 5V$ , $I_{PG} \le 5$ mA		100		mV
I <sub>PGLKG</sub>	PG Pin Leakage Current (PG asserted)	PG pulled up to 5 V through 10 $k\Omega$			1.7	μΑ
R <sub>ON(PGA)</sub>	R <sub>ON</sub> When PG is asserted			4.2		mΩ



# 7.5 Electrical Characteristics (continued)

(Test conditions unless otherwise noted)  $-40^{\circ}\text{C} \le \text{T}_\text{J} \le 125^{\circ}\text{C}$ ,  $\text{V}_\text{IN}$  = 12 V for TPS259804x/7x, 5 V for TPS259803x, 3.3 V for TPS259802x,  $\text{V}_\text{EN/UVLO}$  = 2 V,  $\text{R}_\text{ILIM}$  = 1650  $\Omega$  ,  $\text{C}_\text{dVdT}$  = Open, OUT = Open. All voltages referenced to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{PGTHD}$	$V_{\text{IN}}$ - $V_{\text{OUT}}$ Threshold when PG is deasserted		0.224	0.326	0.450	V
AUTO-RETRY D	DELAY INTERVAL (RETRY_DLY)				•	
V <sub>RETRY_DLY(R)</sub>	RETRY_DLY Oscillator Comparator			1.1		V
V <sub>RETRY_DLY(F)</sub>	Threshold			0.35		V
V <sub>RETRY_DLY_HYS</sub>	RETRY_DLY Oscillator Hysteresis		0.65	0.75	0.85	V
I <sub>RETRY_DLY</sub>	RETRY_DLY Pin Bias Current		1.7	2.05	2.5	μA
NUMBER OF A	UTO-RETRIES (NRETRY)				•	
V <sub>NRETRY(R)</sub>	NRETRY Oscillator Comparator			1.1		V
V <sub>NRETRY(F)</sub>	Threshold			0.35		V
V <sub>NRETRY_HYS</sub>	NRETRY Oscillator Hysteresis		0.65	0.75	0.85	V
I <sub>NRETRY</sub>	NRETRY Pin Bias Current		1.7	2.05	2.5	μΑ
CURRENT FAU	LT TIMER (ITIMER)				'	
I <sub>ITIMER</sub>	ITIMER Discharge Current	I <sub>SC</sub> > I <sub>OUT</sub> > I <sub>LIM</sub>	1.4	2.1	2.8	μΑ
R <sub>ITIMER</sub>	ITIMER Internal Pull-up Resistance	I <sub>OUT</sub> < I <sub>LIM</sub>		23		kΩ
V <sub>INT</sub>	ITIMER Pin Default Voltage	I <sub>OUT</sub> < I <sub>LIM</sub>		2.5		V
V <sub>ITIMER</sub>	ITIMER Comparator Falling Threshold	I <sub>SC</sub> > I <sub>OUT</sub> > I <sub>LIM</sub> , ITIMER Voltage Rising		1.53		V
ΔV <sub>ITIMER</sub>	ITIMER Comparator Voltage Threshold Delta	I <sub>SC</sub> > I <sub>OUT</sub> > I <sub>LIM,</sub> ITIMER Voltage Falling	0.7	0.98	1.3	V
LDSTRT					-	
V <sub>LDSTRT</sub>	LDSTRT Rising Threshold	LDSTRT voltage rising	1.1	1.21	1.3	V
I <sub>LDSTRT</sub>	LDSTRT Charging Current	PG asserted	1.7	2.05	2.4	μΑ
R <sub>LDSTRT</sub>	LDSTRT Internal Pull-down Resistance			31		Ω
RQOD	QOD effective resistance	IN connected to EN, OUT connected to QOD, EN! to 1V		73.2		mA
OVERTEMPERA	ATURE PROTECTION					
TSD	Thermal Shutdown Threshold	T <sub>J</sub> Rising		150		°C
TSDHys	Thermal Shutdown Hysteresis	T <sub>J</sub> Falling		10		°C
dVdt						
I <sub>dVdt</sub>	dVdt Pin Charging Current		2	4.6	6.33	μA
	1	1				

## 7.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$V_{IN} > V_{OVLO(R)}$ to $V_{OUT} \downarrow$ , TPS259802x	1.5		μs
t <sub>OVP</sub>	Overvoltage Protection Response Time (1)	$V_{IN} > V_{OVLO(R)}$ to $V_{OUT} \downarrow$ , TPS259803x	5		μs
		$V_{IN} > V_{OVLO(R)}$ to $V_{OUT} \downarrow$ , TPS259804x	5		μs
t <sub>SC</sub>	Short Circuit Response Time	I <sub>OUT</sub> > 3 x I <sub>LIM</sub> to V <sub>OUT</sub> turned OFF	400		ns
t <sub>PGD</sub>	PG Assertion/De-assertion De-glitch (2)	$V_G$ > ( $V_{IN}$ + 3.6V) to PG $\uparrow$ or ( $V_{IN}$ - $V_{OUT}$ )> $V_{PGTHD}$ to PG $\downarrow$	120		μs

<sup>(1)</sup> Please refer to Fig. 8-2(2) Please refer to Fig. 8-5



### 7.7 Switching Characteristics


The output rising slew rate is internally controlled and constant across the entire operating voltage range to ensure the turn on timing is not affected by the load conditions. The rising slew rate can be adjusted by adding capacitance from the dVdt pin to ground. As  $C_{dVdt}$  is increased it will slow the rising slew rate (SR). See Slew Rate and Inrush Current Control (dVdt) section for more details. The Turn-Off Delay and Fall Time, however, are dependent on the RC time constant of the load capacitance ( $C_{OUT}$ ) and Load Resistance ( $R_L$ ). The Switching Characteristics are only valid for the power-up sequence where the supply is available in steady state condition and the load voltage is completely discharged before the device is enabled. Typical Values are taken at  $T_{LI} = 25^{\circ}C$  unless specifically noted otherwise.  $R_L = 3.6 \Omega$ ,  $C_{OLIT} = 1 \text{ mF}$ 

PARAMETER		V <sub>IN</sub>	C <sub>dVdt</sub> = Open	C <sub>dVdt</sub> = 3300pF	C <sub>dVdt</sub> = 6800pF	UNIT
		2.7 V	6.26	1.39	0.68	
SR <sub>ON</sub>	Output Rising slew rate	12 V	7.35	1.4	0.68	V/ms
		24 V	7.4	1.4	0.68	
		2.7 V	1.3	1.49	1.7	
$t_{D,ON}$	Turn on delay	12 V	1.24	2.1	3.01	ms
		24 V	1.2	2.91	4.74	
		2.7 V	0.67	1.63	3.35	
t <sub>R</sub>	Rise time	12 V	1.35	6.99	14.41	ms
		24 V	2.66	13.77	28.41	
		2.7 V	1.97	3.12	5.05	
t <sub>ON</sub>	Turn on time	12 V	2.59	9.09	17.42	ms
		24 V	3.86	16.68	33.15	
		2.7 V	151	152	152	
t <sub>D,OFF</sub>	Turn off delay	12 V	212	212	212	μs
		24 V	262	262	262	

Product Folder Links: TPS25980




# 7.8 Typical Characteristics




**Current Consumption** 













図 7-17. DVDT Charging Current vs Temperature

図 7-18. RETRY\_DLY Bias Current vs Temperature








図 7-19. RETRY\_DLY Oscillator Hysteresis vs Temperature

図 7-20. NRETRY Bias Current vs Temperature





☑ 7-21. NRETRY Oscillator Hysteresis vs Temperature

図 7-22. Thermal Shutdown Plot - Steady State






図 7-23. Thermal Shutdown Plot - Inrush/Overload












# 8 Detailed Description

### 8.1 Overview

The TPS25980x device is a smart eFuse with integrated power switch that is used to manage load voltage and load current. The device starts its operation by monitoring the IN bus. When  $V_{IN}$  is above the Undervoltage Protection threshold ( $V_{OVP}$ ) and below the Overvoltage Protection threshold ( $V_{OVP}$ ), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET to start conducting and allow current to flow from IN to OUT. When EN/UVLO is held low, the internal MOSFET is turned off. After a successful start-up sequence, the device now actively monitors its load current, input voltage and protects the load from harmful overcurrent and overvoltage conditions. The device also relies on a built-in thermal sense circuit to shut down and protect itself in case the device internal temperature ( $T_{J}$ ) exceeds the safe operating conditions.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

The TPS25980x eFuse is a compact, feature rich power management device that provides detection, protection and indication in the event of system faults.

#### 8.3.1 Undervoltage Protection (UVLO and UVP)

The TPS25980x implements Undervoltage Protection on IN to turn off the output in case the applied voltage becomes too low for the downstream load or the device to operate correctly. The Undervoltage Protection has a default internal threshold of  $V_{UVP}$ . If needed, it is also possible to set a user defined Undervoltage Protection threshold higher than  $V_{UVP}$  using the UVLO comparator on the EN/UVLO pin.  $\boxtimes$  8-1 and  $\rightrightarrows$  1 show how a resistor divider from supply to GND can be used to set the UVLO set point for a given voltage supply level.




図 8-1. Adjustable Supply UVLO Threshold

$$VINuvlo = \frac{Vuvlo(R) \times (Rvl1 + Rvl2)}{Rvl2}$$
(1)

The resistors must be sized large enough to minimize the constant leakage from supply to ground through the resistor divider network. At the same time, keep the current through the resistor network sufficiently larger (20x) than the leakage current on the EN/UVLO pin to minimize the error in the resistor divider ratio.

#### 8.3.2 Overvoltage Protection (OVP)

The TPS25980x implements Overvoltage Lock-Out (OVLO) on IN to protect the output load in the event of input overvoltage. When the input exceeds the Overvoltage Protection threshold  $(V_{OVP(R)})$  the device turns off the output within  $t_{OVP}$ . As long as an overvoltage condition is present on the input, the device stays disabled and the output will be turned off. Once the input voltage returns to the normal operating range, the device attempts to start up normally.




図 8-2. Overvoltage Response

There are multiple device options with different fixed overvoltage thresholds to choose from, including one without internal overvoltage protection. See the *Device Comparison Table* for a list of available options.

### 8.3.3 Inrush Current, Overcurrent, and Short-Circuit Protection

TPS25980x devices incorporate three levels of protection against overcurrent:

- · Adjustable slew rate (dVdt) for inrush current control
- Adjustable overcurrent protection (with adjustable blanking timer) Circuit Breaker to protect against soft overload conditions
- · Adjustable fast-trip response to quickly protect against severe overcurrent (short-circuit) faults

#### 8.3.3.1 Slew Rate and Inrush Current Control (dVdt)

During hot-plug events or while trying to charge a large output capacitance, there can be a large inrush current. If the inrush current is not controlled, it can damage the input connectors and/or cause the system power supply to droop leading to unexpected restarts elsewhere in the system. The TPS25980x provides integrated output slew rate (dVdt) control to manage the inrush current during start-up. The inrush current is directly proportional to the load capacitance and rising slew rate. The following equation can be used to calculate the slew rate (SR) required to limit the inrush current (I<sub>INRUSH</sub>) for a given load capacitance (C<sub>OUT</sub>):

$$SR(V/ms) = \frac{IINRUSH(mA)}{COUT(\mu F)}$$
(2)

An external capacitance can be connected to the dVdt pin to control the rising slew rate and lower the inrush current during turn on. The required  $C_{dVdt}$  capacitance to produce a given slew rate can be calculated using the following formula:

$$C_{dVdt}(pF) = \frac{4600}{SR(V/ms)}$$
(3)

The fastest output slew rate is achieved by leaving the dVdt pin open.


#### 8.3.3.2 Circuit Breaker

The TPS25980x responds to output overcurrent conditions by turning off the output after a user adjustable transient fault blanking interval. When the load current exceeds the programmed current limit threshold ( $I_{LIM}$  set by the ILIM pin resistor  $R_{ILIM}$ ), but lower than the fast-trip threshold ( $2.1 \times I_{LIM}$ ), the device starts discharging the ITIMER pin capacitor using an internal pull-down current ( $I_{ITIMER}$ ). If the load current drops below the current limit threshold before the ITIMER capacitor drops by  $\Delta V_{ITIMER}$ , the circuit breaker action is not engaged and the ITIMER is reset by pulling it up to  $V_{INT}$  internally. This allows short transient overcurrent pulses to pass through the device without tripping the circuit. If the overcurrent condition persists, the ITIMER capacitor continues to discharge and once it falls by  $\Delta V_{ITIMER}$ , the circuit breaker action turns off the FET immediately. The following equation can be used to calculate the  $R_{ILIM}$  value for a desired current limit threshold.

$$\mathsf{RiLim}(\Omega) = \frac{1460}{\mathsf{ILim}(\mathsf{A}) - 0.11} \tag{4}$$

#### Note

Leaving the ILIM pin Open sets the current limit to zero and causes the FET to shut off as soon as any load current is detected. Shorting the ILIM pin to ground at any point during normal operation is detected as a fault and the part shuts down. The ILIM pin Short to GND fault detection circuit requires a minimum amount of load current (I<sub>CB</sub>) to flow through the device. This ensures robust eFuse behavior even under single point failure conditions. Refer to the *Fault Response* section for details on the device behavior after a fault.



☑ 8-3. Circuit Breaker Response



The duration for which load transients are allowed can be adjusted using an appropriate capacitor value from ITIMER pin to ground. The transient overcurrent blanking interval can be calculated using  $\pm 5$ .

titimer (ms) = 
$$\frac{\text{Citimer (nF)} \times \Delta \text{Vitimer (V)}}{\text{Iitimer (\mu A)}}$$
(5)

Leave the ITIMER pin open to allow the part to break the circuit with the minimum possible delay.

#### 表 8-1. Device ITIMER Functional Mode Summary

ITIMER Pin Connection	Timer Delay before Overcurrent response
OPEN	0 s
Capacitor to ground	As per Equation 5
Short to GND	ITIMER Pin Fault - Part Shuts Off

#### Note

- 1. Shorting the ITIMER pin to ground is detected as a fault and the part shuts down. This ensures robust eFuse behavior even in case of single point failure conditions. Refer to the *Fault Response* section for details on the device behavior after a fault.
- 2. Larger ITIMER capacitors take longer to charge during start-up and may lead to incorrect fault assertion if the ITIMER voltage is still below the pin short detection threshold after the device has reached steady state. To avoid this, it is recommended to limit the maximum ITIMER capacitor to the value suggested by the equation below.

CITIMER 
$$< \frac{\text{tGHI}}{53000}$$

$$\text{tGHI} = \text{tD,ON} + \text{Cdvdt} \times \left( \frac{\text{VIN} + 3.6\text{V}}{\text{Idvdt}} \right)$$

#### Where

- t<sub>GHI</sub> is the time taken by the device to reach steady state
- t<sub>D.ON</sub> is the device turn-on delay
- C<sub>dvdt</sub> is the dVdt capacitance
- I<sub>dvdt</sub> is the dVdt charging current

It is possible to avoid incorrect ITIMER pin fault assertion and achieve higher ITIMER intervals if needed by increasing the dVdt capacitor value accordingly, but at the expense of higher start-up time.

Once the part shuts down due to a Circuit Breaker fault, it can be configured to either stay latched off or restart automatically. Refer to the *Fault Response* section for details.

#### 8.3.3.3 Short-Circuit Protection

During an output short-circuit event, the current through the device increases very rapidly. When an output short-circuit is detected, the internal fast-trip comparator turns off the output within the  $t_{SC}$ . The comparator employs a scalable threshold which is equal to  $2.1 \times I_{LIM}$ . This enables the user to adjust the fast-trip threshold as per system needs rather than using a fixed threshold which may not be suitable for all systems. After a fast trip event, the device restarts in a current limited mode to try and restore power to the load quickly in case the fast trip was triggered by a transient event. However, if the fault is persistent, the device will stay in current limit causing the junction temperature to rise and eventually enter thermal shutdown. See *Overtemperature Protection (OTP)* section for details on the device response to overtemperature.

In some of the systems, for example servers or telecom equipment which house multiple hot-pluggable cards connected to a common supply backplane, there can be transients on the supply due to switching of large currents through the inductive backplane. This can result in current spikes on adjacent cards which could be

potentially large enough to inadvertently trigger the fast-trip comparator of the eFuse. The TPS25980x uses a proprietary algorithm to avoid nuisance tripping in such cases thereby facilitating un-interrupted system operation.




図 8-4. Input Line Transient and Output Short-Circuit Response

#### Note

To prevent the circuit breaker loop from interfering with the input line transient detection logic, TI recommends to set the ITIMER interval higher than 100  $\mu$ s. Refer to  $\frac{1}{2}$  8-1 for more details on ITIMER.

#### 8.3.4 Overtemperature Protection (OTP)

The device monitors the internal die temperature  $(T_J)$  at all times and shuts down the part as soon as the temperature exceeds a safe operating level (TSD) thereby protecting the device from damage. The device will not turn back on until the die cools down sufficiently, that is the die temperature falls below (TSD - TSDHys). Thereafter, the part can be configured to either remain latched off or restart automatically. Refer to the *Fault Response* section for details.

#### 8.3.5 Analog Load Current Monitor (IMON)

The device allows the system to monitor the output load current accurately by providing an analog current on the IMON pin which is proportional to the current through the FET. The user can connect a resistor from IMON to ground to convert this signal to a voltage which can be fed to the input of an Analog-to-Digital Converter. The internal amplifier on the IMON employs chopper based offset cancellation techniques to provide accurate measurement even at lower currents over time and temperature.



$$V_{IMON}(V) = G_{IMON}(\mu A / A) \times I_{OUT}(A) \times R_{IMON}(\Omega)$$
(6)

It is recommended to limit the maximum IMON voltage to the values mentioned in *VIMON(Max) Recommended Values*. This is to ensure the IMON pin internal amplifier has sufficient headroom to operate linearly.

表 8-2. V	IMON(MAX)	Recommend	led V	/alues
----------	-----------	-----------	-------	--------

V <sub>IN</sub>	Recommended V <sub>IMON(MAX)</sub>
2.7 V	1 V
3.3 V	1.8 V
> 5 V	3.3 V

It is recommended to add a RC low pass filter on the IMON output to filter out any glitches and get a smooth average current measurement. TI recommends a series resistance of 10 k $\Omega$  or higher.

### 8.3.6 Power Good (PG)

PG is an active high open drain output which indicates whether the FET is fully turned ON and the output voltage has reached the maximum value. After power-up, PG is pulled low initially. The gate driver circuit starts charging the gate capacitance from the internal charge pump. When the FET gate voltage reaches ( $V_{IN} + 3.6V$ ), PG is asserted after a de-glitch time ( $t_{PGD}$ ). During normal operation, if at any time  $V_{OUT}$  falls below ( $V_{IN} - V_{PGTHD}$ ), PG is de-asserted after a de-glitch time ( $t_{PGD}$ ).




図 8-5. Power Good Assertion and De-assertion



#### Note

- 1. When there is no supply to the device, the PG pin is expected to stay low. However, there is no active pull-down in this condition to drive this pin all the way down to 0 V. If the PG pin is pulled up to an independent supply which is present even if the TPS25980x is unpowered, there can be a small voltage seen on this pin depending on the pin sink current, which in turn is a function of the pull-up supply voltage and resistor. Minimize the sink current to keep this pin voltage low enough not to be detected as a logic HIGH by associated external circuits in this condition.
- 2. The PG pin provides a mechanism to detect a possible failed MOSFET condition during start-up. If the PG does not get asserted for an extended period of time after the device is powered up and enabled, it might be an indication of internal MOSFET failure.

#### 8.3.7 Load Detect/Handshake (LDSTRT)

The LDSTRT pin provides a mechanism for the downstream load circuit to indicate to the TPS25980x that the load is present and has powered up successfully. This allows the system to have additional control over the conditions in which power is presented to the load and disconnect the power when the load is not present or unable to provide a valid handshake signal after an expected boot-up time.

Once the TPS25980x completes the startup sequence and the output reaches the full voltage, it asserts the PG signal. At the same time, it also starts charging the capacitor on the LDSTRT pin ( $C_{LDSTRT}$ ) with an internal current source ( $I_{LDSTRT}$ ). If the LDSTRT pin voltage rises above  $V_{LDSTRT}$  before the load circuit pulls it low, the TPS25980x detects the condition as a LDSTRT fault and turns off the FET to power down the load. The time to trigger the LDSTRT fault can be calculated from the following equation:

$$tldstrt(ms) = \frac{Cldstrt(nF) \times Vldstrt(V)}{Ildstrt(\mu A)}$$
(7)


During normal operation, if at any time the load circuit releases the active pull-down on the LDSTRT pin, the capacitor  $C_{LDSTRT}$  would start charging up again and eventually trigger a shutdown due to LDSTRT fault once the capacitor charges up to  $V_{LDSTRT}$ .

Once the TPS25980x turns off due to LDSTRT fault, it can be turned ON again in 3 ways:

- LDSTRT pin is driven low
- Input supply voltage is driven low (< V<sub>UVP(F)</sub>) and then driven high (> V<sub>UVP(R)</sub>)
- EN/UVLO voltage is driven low (< V<sub>SD</sub>) and then driven high (> V<sub>UVLO(R)</sub>)

Tie the LDSTRT pin to ground if this functionality is not needed.





The LDSTRT pin can also be used to implement a load or module detect function wherein the output power is presented only when the load or module is plugged in. A typical use case for this function is on optical module

power supply rails in Switches/Routers or similar networking end equipment. The LDSTRT pin should be tied to a corresponding pin on the module connector which gets pulled low by the module when it is plugged in. An example of such a signal is ModPrsL on QSFP-DD modules.

In this scheme, initially when the TPS25980x is powered up or enabled, the output charges up and PG is asserted. If the module is not plugged in, there is no external pull-down on the LDSTRT pin and the pin voltage starts rising due to internal pull-up . Once the LDSTRT pin voltage exceeds  $V_{LDSTRT}$ , the TPS25980x turns off the output power. If the module is plugged in later, the LDSTRT pin is pulled low by the module and the TPS25980x turns on the output power.




図 8-8. Optical Module Plug-In Detection Using LDSTRT



### 8.4 Fault Response

The following events trigger an internal fault which causes the device to shut down:

- Overtemperature Protection
- · Circuit Breaker Operation
- · ITIMER pin Short to GND
- · ILIM pin Short to GND

Once the device shuts down due to a fault, even if the associated external fault is subsequently cleared, the fault stays latched internally and the output cannot turn on again until the latch is reset. The fault latch can be externally reset by one of the following methods:

- Input supply voltage is driven low (< V<sub>UVP(F)</sub>)
- EN/UVLO voltage is driven low (< V<sub>SD</sub>)

The fault latch can also be reset by an internal auto-retry logic. The user can either disable the auto-retry behavior completely (latch-off behavior) or configure the device to auto-retry indefinitely or for a limited number of times before latching off. The auto-retry behavior is controlled by the connections on the RETRY\_DLY and NRETRY pins.

NRETRY **EN/UVLO** RETRY\_DLY **DEVICE STATE** Х Disabled Н Short to GND Χ No auto-retry (Latch-off) Auto-retry 4 times with minimum delay between retries and Н Open Open then latch-off Н Short to GND Auto-retry indefinitely with minimum delay between retries Open Capacitor to GND Capacitor to GND Н Auto-retry delay and count as per Equation 8 and Equation 9 Auto-retry 4 times with finite delay between retries as per Н Capacitor to GND Open Equation 8 and then latch-off Auto-retry indefinitely with finite delay between retries as per Н Capacitor to GND Short to GND Equation 8

表 8-3. Pin Configurable Fault Response

To configure the part for a finite number of auto-retries with a finite auto-retry delay, first choose the capacitor value on RETRY\_DLY pin using the following equation.

$$\text{tretry_dly } (\mu s) = \frac{128 \times \left(\text{Cretry_dly } (pF) + 4 \text{ pF}\right) \times \text{Vretry_dly_hys } (V)}{\text{Iretry_dly } (\mu A)} \tag{8}$$

Next, choose the capacitor value on the NRETRY pin using the following equation.

$$NRETRY = \frac{4 \times IRETRY\_DLY (\mu A) \times CNRETRY (pF)}{INRETRY (\mu A) \times (CRETRY\_DLY (pF) + 4 pF)}$$
(9)

The number of auto-retries is quantized to certain discrete levels as shown in 表 8-4.

#### 表 8-4. NRETRY Quantization Levels

NRETRY Calculated From Equation 9	NRETRY Actual
0 < N < 4	4
4 < N < 16	16
16 < N < 64	64
64 < N < 256	256
256 < N < 1024	1024

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



表 8-5. NRETRY and RETRY	DLY Combination Examples
-------------------------	--------------------------

915 ms	416 ms	91.7 ms	9.3 ms	3 ms
22 nF	10 nF	2.2 nF	220 pF	68 pF
		NRETRY Capacitor		•
		Open		
47 nF	22 nF	4.7 nF	1 nF	220 pF
0.22 μF	0.1 μF	22 nF	2.2 nF	1 nF
1 μF	0.47 μF	0.1 μF	10 nF	4.7 nF
3.3 µF	1.5 µF	0.47 μF	33 nF	10 nF
		Short to GND		
	22 nF 47 nF 0.22 μF 1 μF	22 nF 10 nF  47 nF 22 nF  0.22 μF 0.1 μF  1 μF 0.47 μF	22 nF 10 nF 2.2 nF  NRETRY Capacitor  Open  47 nF 22 nF 4.7 nF  0.22 μF 0.1 μF 22 nF  1 μF 0.47 μF 0.1 μF  3.3 μF 1.5 μF 0.47 μF	22 nF     10 nF     2.2 nF     220 pF       NRETRY Capacitor       Open       47 nF     22 nF     4.7 nF     1 nF       0.22 μF     0.1 μF     22 nF     2.2 nF       1 μF     0.47 μF     0.1 μF     10 nF       3.3 μF     1.5 μF     0.47 μF     33 nF

A spreadsheet design tool *TPS25980xx Design Calculator* is also available for simplified calculations.




図 8-9. Auto-Retry After Fault

The auto-retry logic has a mechanism to reset the count to zero if two consecutive faults occur far apart in time. This ensures that the auto-retry response to any later fault is handled as a fresh sequence and not as a continuation of the previous fault. If the fault which triggered the shutdown and subsequent auto-retry cycle is cleared eventually and does not occur again for a duration equal to 7 retry delay timer periods starting from the last fault, the auto-retry logic resets the internal auto-retry count to zero.



## **8.5 Device Functional Modes**

The TPS25980x can be pin strapped to support various configurable functional modes.

## 表 8-6. LDSTRT Handshake Functional Modes

EN/UVLO	LDSTRT	DEVICE STATE
L	X	Disabled
Н	L	ON
Н	Н	OFF

Refer to Load Detect/Handshake (LDSTRT) section for more details.

# 表 8-7. Fault Response Functional Modes

EN/UVLO	RETRY_DLY	NRETRY	DEVICE STATE
L	X	X	Disabled
Н	Short to GND	X	No auto-retry (Latch-off)
Н	Open	Open	Auto-retry 4 times with minimum delay between retries and then latch-off
Н	Open	Short to GND	Auto-retry indefinitely with minimum delay between retries
Н	Capacitor to GND	Capacitor to GND	Auto-retry delay and count as per Equation 8 and Equation 9
Н	Capacitor to GND	Open	Auto-retry 4 times with finite delay between retries as per Equation 8 and then latch-off
Н	Capacitor to GND	Short to GND	Auto-retry indefinitely with finite delay between retries as per Equation 8

Refer to Fault Response section for more details.



# 9 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The TPS25980x device is an integrated 8-A eFuse that is typically used for hot-swap and power rail protection applications. It operates from 2.7 V to 24 V with adjustable overcurrent and undervoltage protection. It also provides optional overvoltage with various fixed internal thresholds. The device aids in controlling the inrush current and has the flexibility to configure the number of auto-retries and retry delay. The adjustable overcurrent blanking timer provides the functionality to allow transient overcurrent pulses without limiting or tripping. These devices protect source, load and internal MOSFET from potentially damaging events in systems such as PCIe cards, SSDs, HDDs, Optical Modules, Routers, Switches, Industrial PCs, Retail ePOS (Point-of-sale) terminals and Patient Monitoring Systems.

The following design procedure can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool *TPS25980xx Design Calculator* is available in the web product folder.

## 9.2 Typical Application: Patient Monitoring System in Medical Applications




図 9-1. Typical Application Schematic - Input Protection for Patient Monitoring System

#### 9.2.1 Design Requirements

表 9-1 shows the design parameters for this application example.

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, V <sub>IN</sub>	12 V
Undervoltage lockout set point, VIN <sub>UVLO</sub>	10.8 V
Maximum load current, I <sub>OUT</sub>	6.5 A
Current limit, I <sub>LIM</sub>	8 A
Transient overcurrent blanking interval (t <sub>ITIMER</sub> )	2 ms
Load capacitance, C <sub>OUT</sub>	1.4 mF
Load at start-up, R <sub>L(SU)</sub>	10 Ω
Output voltage ramp time, T <sub>dVdt</sub>	20 ms
Maximum ambient temperature, T <sub>A</sub>	70 °C

Product Folder Links: TPS25980



表 9-1. Design Para	meters (continued)
--------------------	--------------------

DESIGN PARAMETER	EXAMPLE VALUE
Retry delay, t <sub>RETRY_DLY</sub>	100 ms
No. of retries, N <sub>RETRY</sub>	4

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Device Selection

This design example considers a 12-V system operating voltage with a tolerance of ±10 %. The rated load current is 6.5 A. If the current exceeds 8 A, then the device must allow overload current for 2-ms interval before breaking the circuit and then restart. Accordingly, the TPS259804O variant is chosen. (Refer to Device Comparison Table for device options.) Ambient temperatures may range from 20 °C to 70 °C. The load has a minimum input capacitance of 1.4 mF and start-up resistive load of 10 Ω. The downstream load is turned on only after the PG signal is asserted.

### 9.2.2.2 Setting the Current Limit Threshold: R<sub>ILIM</sub> Selection

The R<sub>ILIM</sub> resistor at the ILIM pin sets the overload current limit, whose value can be calculated using Equation

$$RILIM(\Omega) = \frac{1460}{ILIM(A) - 0.11}$$
(10)

For  $I_{LIM}$  = 8 A,  $R_{ILIM}$  value is calculated to be 185.04  $\Omega$ . Choose the closest available standard value: 182  $\Omega$ , 1%. Refering to the Electrical Characteristics table, it can be verified that the minimum current limit across temperature for  $R_{ILIM}$  value of 182  $\Omega$  is 7.23 A, which is higher than the nominal rated load current (6.5 A), thereby ensuring stable operation under normal conditions.

#### 9.2.2.3 Setting the Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of  $R_{VI,1}$  and R<sub>VL2</sub> connected between IN, EN/UVLO and GND pins of the device. The resistor values required for setting the undervoltage are calculated using Equation 11.

$$VINuvlo = \frac{Vuvlo(R) x (Rvl1 + Rvl2)}{Rvl2}$$
(11)

For minimizing the input current drawn from the power supply, TI recommends to use higher values of resistance for R<sub>VL1</sub> and R<sub>VL2</sub>. However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I<sub>RVI 12</sub> must be 20 times greater than the leakage current (I<sub>ENLKG</sub>).

From the device electrical specifications, UVLO rising threshold  $V_{UVLO(R)}$  = 1.2 V. From design requirements, VIN<sub>UVLO</sub> = 10.8 V. First choose the value of R<sub>VL1</sub> = 1 M $\Omega$  and use Equation 11 to calculate R<sub>VL2</sub> = 125 k $\Omega$ .

Use the closest standard 1% resistor values:  $R_{VI,1} = 1 M\Omega$ , and  $R_{VI,2} = 125 k\Omega$ 

# 9.2.2.4 Choosing the Current Monitoring Resistor: R<sub>IMON</sub>

Voltage at IMON pin V<sub>IMON</sub> is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The RIMON must be selected based on the maximum load current and the maximum IMON pin voltage at full-scale load current. The maximum IMON pin voltage must be selected based on the input voltage range of the ADC used or the value suggested in VIMON(Max) Recommended Values, whichever is lower. R<sub>IMON</sub> is set using Equation 12.



$$RIMON(\Omega) = \frac{VIMONmax(V)}{IOUTmax(A) \times 246 \times 10^{-6}}$$
(12)

For I<sub>LIM</sub> = 8 A and considering the operating range of ADC to be 0 V to 3.3 V, R<sub>IMON</sub> can be calculated as

$$R_{\text{IMON}} = \frac{3.3}{8 \times 243 \times 10^{-6}} = 1697 \,\Omega \tag{13}$$

Selecting  $R_{IMON}$  value less than shown in Equation 13 ensures that ADC limits are not exceeded for maximum value of load current. Choose closest available standard value: 1620  $\Omega$ , 1 %.

### 9.2.2.5 Setting the Output Voltage Ramp Time (T<sub>dVdt</sub>)

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The required ramp-up capacitor  $C_{dVdt}$  is calculated considering the two possible cases (see Case 1: Start-Up Without Load: Only Output Capacitance  $C_{OUT}$  Draws Current and Case 2: Start-Up With Load:Output Capacitance  $C_{OUT}$  and Load Draw Current)

### 9.2.2.5.1 Case 1: Start-Up Without Load: Only Output Capacitance Cour Draws Current

During start-up, as the output capacitor charges, the voltage drop as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using equation 14

$$P_{D(INRUSH)} = 0.5 \times V_{IN} \times I_{INRUSH}$$
 (14)

Where I<sub>INRUSH</sub> is the inrush current and is determined by Equation 15

$$I_{INRUSH} = C_{OUT} \times \frac{V_{IN}}{T_{dVdt}}$$
(15)

Equation 14 assumes that the load does not draw any current (apart from the capacitor charging current) until the output voltage has reached its final value.

#### 9.2.2.5.2 Case 2: Start-Up With Load: Output Capacitance COUT and Load Draw Current

When the load draws current during the turn-on sequence, there is additional power dissipated. Considering a resistive load during start-up  $R_{L(SU)}$ , load current ramps up proportionally with increase in output voltage during  $T_{dVdt}$  time. Equation 16 shows the average power dissipation in the internal FET during charging time due to resistive load.

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{V_{IN}^2}{R_{L(SU)}}$$
(16)

Equation 17 gives the total power dissipated in the device during start-up

$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$
(17)



The power dissipation, with and without load, for selected start-up time must not exceed the start-up thermal shutdown limits as shown in *Thermal Shutdown Plot During Start-up* 




図 9-2. Thermal Shutdown Plot During Start-up

For the design example under discussion, the output voltage has to be ramped up in 20 ms, which mandates a slew-rate of 0.6 V/ms for a 12 V rail.

The required C<sub>dVdt</sub> capacitance on dVdt pin to set 0.6 V/ms slew rate can be calculated using Equation 18

$$C_{dVdt}(pF) = \frac{4600}{SR(V/ms)} = 7666 pF$$
(18)

The dVdt capacitor is subjected to typically  $V_{IN}$ + 4 V during startup. The high voltage bias leads to a drop in the effective capacitor value. So, it is suggested to choose 20% higher than the calculated value, which gives 9.2 nF. Choose closest 10% standard value: 10 nF

The 10 nF C<sub>dVdt</sub> capacitance sets a slew-rate of 0.46 V/ms and output ramp time T<sub>dVdt</sub> of 26 ms.

The inrush current drawn by the load capacitance C<sub>OUT</sub> during ramp-up can be calculated using Equation 19

$$I_{INRUSH} = 1.4 \text{ mF} \times \frac{12 \text{ V}}{26 \text{ ms}} = 0.65 \text{ A}$$
 (19)

The inrush power dissipation can be calculated using Equation 20

$$P_{D(INRUSH)} = 0.5 \times 12 \times 0.65 = 3.9 \text{ W}$$
 (20)

For 3.9 W of power loss, the thermal shutdown time of the device must be greater than the ramp-up time  $T_{dVdt}$  to ensure a successful start-up.  $\nearrow$  9-2 shows the start-up thermal shutdown limit. For 3.9 W of power, the shutdown time is approximately 100 ms. So it is safe to use 26 ms as the start-up time without any load on the output.

The additional power dissipation when a 10-Ω load is present during start-up is calculated using Equation 21

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{12^2}{10} = 2.4W$$
 (21)

The total device power dissipation during start-up can be calculated using Equation 22

$$P_{D(STARTUP)} = 3.9 + 2.4 = 6.3 \text{ W}$$
 (22)

From *Thermal Shutdown Plot During Start-up*, the thermal shutdown time for 6.3 W is approximately 40 ms. It is safe to have 30% margin to allow for variation of system parameters such as load, component tolerance, and input voltage. So it is well within acceptable limits to use the 10 nF for  $C_{dVdt}$  capacitor with start-up load of 10  $\Omega$ .

When  $C_{OUT}$  is large, there is a need to decrease the power dissipation during start-up. This can be done by increasing the value of the  $C_{dVdt}$  capacitor. A spreadsheet tool TPS25980xx Design Calculator available on the web can be used for iterative calculations.

#### 9.2.2.6 Setting the Load Handshake (LDSTRT) Delay

To indicate a successful start-up, the load circuit must provide a handshake signal to TPS25980x by pulling down the LDSTRT pin within the time set by the capacitor  $C_{LDSTRT}$  on the LDSTRT pin. Once the PG asserts, the device sources 2- $\mu$ A current into  $C_{LDSTRT}$ . For a successful handshake, the load circuit must pull-down the LDSTRT pin before  $C_{LDSTRT}$  charges up to 1.2 V.

For the design requirement of 60-ms handshake delay, use Equation 23 to calculate C<sub>LDSTRT</sub>

$$CLDSTRT = ILDSTRT \times \frac{tLDSTRT}{VLDSTRT} = 2\mu A \times \frac{60ms}{1.2V} = 0.1\mu F \tag{23}$$

Choose closest available standard value: 0.1 µF, 10 %.

## 9.2.2.7 Setting the Transient Overcurrent Blanking Interval (t<sub>ITIMER</sub>)

For the design example under discussion, overcurrent transients are allowed for 2-ms duration. This blanking interval can be set by selecting appropriate capacitor  $C_{ITIMER}$  from ITIMER pin to ground. The value of  $C_{ITIMER}$  to set 2 ms for  $t_{ITIMER}$  can be calculated using Equation 24.

CITIMER (nF) = 
$$\frac{\text{tITIMER (ms)}}{0.47} = 4.255 \text{ nF}$$
(24)

Choose closest available standard value: 4.7 nF, 10 %.

#### 9.2.2.8 Setting the Auto-Retry Delay and Number of Retries

The time delay between retries can be programmed by selecting capacitor C<sub>RETRY\_DLY</sub> on RETRY\_DLY pin. The value of C<sub>RETRY\_DLY</sub> to set a 100-ms auto-retry delay can be calculated using Equation 25.

Cretry\_DLY (pF) = 
$$\frac{\text{tretry_DLY (\mu s)}}{46.83} - 4 \text{ pF} = 2131.38 \text{ pF}$$
 (25)

Choose closest available standard value: 2.2 nF, 10 %.

The number of auto-retry attempts can be set by a capacitor C<sub>NRETRY</sub> on the NRETRY pin using Equation 26

$$NRETRY = \frac{4 \times CNRETRY (pF)}{CRETRY_DLY (pF) + 4 pF}$$
(26)


For this design example, the requirement is to retry 4 times after the device shuts down due to a fault. Since, the number of auto-retries can be adjusted in discrete steps as explained in *Fault Response*, choose  $C_{NRETRY}$  such that  $N_{RETRY}$  is less than 4. Use Equation 27 to calculate  $C_{NRETRY}$ .

CNRETRY (pF) 
$$< \frac{\text{NRETRY} \times (\text{CRETRY\_DLY (pF)} + 4 \text{ pF})}{4} < 2204 \text{ pF}$$
(27)


Choose closest available standard value: 2.2 nF, 10 %.



## 9.2.3 Application Curves







# 9.3 System Examples

# 9.3.1 Optical Module Power Rail Path Protection

Optical modules are commonly used in high-bandwidth data communication systems such as Optical Networking equipment, Enterprise/Data-Center Switches and Routers. Several variants of optical modules are available in the market, which differ in the form-factor and the data speed support (Gbit/s). Of these, the popular variant Double Dense Quad Small Form-factor Pluggable (QSFP-DD) module supports speeds up to 400 Gbit/s. In addition to the system protection during hot-plug events, the other key requirement for optical module is the tight voltage regulation. The optical module uses 3.3 V supply and requires voltage regulation within ±5 % for proper operation.

A typical power tree of such system is shown in  $\boxtimes$  9-13. The optical line card consists of DC-DC converter, protection device (eFuse) and power supply filters. The DC-DC converter steps-down the 12 V to 3.3 V and maintains the 3.3 V rail within ±2 %. The power supply filtering network uses 'LC' components to reduce high frequency noise injection into the optical module. The DC resistance of the inductor 'L' causes voltage drop of around 1.5 % which leaves us with a voltage drop budget of just 1.5 % (3.3 V \* 1.5% = 50 mV) across the protection device. Considering a maximum load current of 5.5 A per module, the maximum ON-resistance of the protection device should be less than 9 m $\Omega$ . TPS25980x eFuse offers ultra-low ON-resistance of 2.7 m $\Omega$  (typical) and 4.5 m $\Omega$  (maximum, across temperature), thereby meeting the target specification with additional margin to spare and simplifying the overall system design.




図 9-13. Power Tree Block Diagram of a Typical Optical Line Card

As shown in ot in 9-13, ModPrsL signal acts as a handshake signal between the line card and the optical module. ModPrsL is always pulled to ground inside the module. When the module is hot-plugged into the host "Optical Line Card" connector, the ModPrsL signal pulls down the LDSTRT pin and enables the TPS25980x eFuse to power the module. This ensures that power is applied on the port only when a module is plugged in and disconnected when there is no module present.






図 9-14. TPS259802O Configured for a 3.3-V Power Rail Path Protection in Optical Module

### 9.3.1.1 Design Requirements

 $\pm$  9-2 shows the design parameters for this example.

致 3-2. Design r arameters	
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, V <sub>IN</sub>	3.3 V
Overvoltage lockout, V <sub>OVP</sub>	3.7 V
Maximum voltage drop in the path	± 5 %
Maximum load current, I <sub>OUT</sub>	5.5 A
Current limit, I <sub>LIM</sub>	7 A
Transient overcurrent blanking interval (t <sub>ITIMER</sub> )	6 ms
Load capacitance, C <sub>OUT</sub>	10 μF
Maximum ambient temperature, T <sub>A</sub>	85 °C
Module present detection, ModPrsL	Yes
Retry delay, t <sub>RETRY_DLY</sub>	200 μs
No. of retries, N <sub>RETRY</sub>	4

表 9-2. Design Parameters

#### 9.3.1.2 Device Selection

Optical modules are very sensitive to supply voltage variations and thus require input overvoltage protection. TPS259802O variant from TPS25980x family is selected to set overvoltage protection at 3.7 V. TPS259802O allows overcurrents for a user specified blanking interval  $t_{\text{ITIMER}}$  before breaking the circuit path. In this use case,  $t_{\text{ITIMER}}$  is set for 6 ms interval.

#### 9.3.1.3 External Component Settings

By following similar design procedure as outlined in *Detailed Design Procedure*, the external component values are calculated as below

- $R_{ILIM}$  = 210  $\Omega$  to set 7-A current limit
- C<sub>ITIMER</sub> = 15 nF to set fault blanking time of 6 ms
- $R_{IMON}$  = 1910  $\Omega$  to set maximum IMON pin voltage  $V_{IMON}$  within ADC range of 3.3 V
- C<sub>dVdt</sub> capacitance is chosen as 3.3 nF
- Leave RETRY\_DLY and NRETRY pins OPEN to set minimum auto-retry delay of 200 µs and number of retries to 4

#### 9.3.1.4 Voltage Drop


表 9-3 shows the power path voltage drop (%) due to the eFuse in QSFP modules of different power classes.



表 9-3. Voltage Drop across TPS25980x on QSFP Module Power Rail


POWER CLASS	MAXIMUM POWER CONSUMPTION PER MODULE (W)	MAXIMUM LOAD CURRENT (A)	TYPICAL VOLTAGE DROP (%)
1	1.5	0.454	0.037
2	3.5	1.06	0.087
3	7	2.12	0.174
4	8	2.42	0.2
5	10	3.03	0.248
6	12	3.63	0.3
7	14	4.24	0.347
8	18	5.45	0.446

## 9.3.1.5 Application Curves



型 9-17. Circuit Breaker With Transient Overcurrent Blanking Interval of 6 ms; Device Restarts in Current Limit Mode





## 9.3.2 Input Protection for 12-V Rail Applications: PCIe Cards, Storage Interfaces and DC Fans

TPS25980x eFuse provides inrush current management and also protects the system from most common faults such as undervoltage, overvoltage and overcurrents. The combination of high current support along with low ON-resistance makes TPS25980x eFuse an ideal protection solution for PCIe cards, Storage Interfaces and DC Fan loads. The external component values can be calculated by following the design procedure outlined in *Detailed Design Procedure*. Alternatively, a spreadsheet design tool *TPS25980xx Design Calculator* is available for simplified design efforts.

## 10 Power Supply Recommendations

The TPS25980x devices are designed for a supply voltage range of 2.7 V  $\leq$  VIN  $\leq$  24 V. TI recommends an input ceramic bypass capacitor higher than 0.1  $\mu$ F if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

#### 10.1 Transient Protection

In the case of a short circuit and overload current limit when the device interrupts current flow, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- · Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Use a Schottky diode across the output to absorb negative spikes.
- Use a low value ceramic capacitor  $C_{IN} = 0.001 \,\mu\text{F}$  to 0.1  $\mu\text{F}$  to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated using Equation 28.

$$VSPIKE(Absolute) = VIN + ILOAD \times \sqrt{\frac{LIN}{CIN}}$$
(28)

#### where

- V<sub>IN</sub> is the nominal supply voltage
- I<sub>LOAD</sub> is the load current
- L<sub>IN</sub> equals the effective inductance seen looking into the source
- · C<sub>IN</sub> is the capacitance present at the input

Some of the applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the absolute maximum ratings of the device. A typical circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in  $\boxtimes$  10-1.




図 10-1. Typical Circuit Implementation With Optional Protection Components



## 10.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- · Source bypassing
- Input leads
- Board layout
- Component selection
- · Output shorting method
- Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results.

#### Note

Do not expect to see waveforms exactly like the waveforms in this data sheet because every setup is different.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



## 11 Layout


## 11.1 Layout Guidelines

- The IN Exposed Thermal Pad is used for Heat Dissipation. Connect to as much copper area as possible
  using an array of thermal vias. The via array also helps to minimize the voltage gradient across the VIN pad
  and facilitates uniform current distribution through the internal FET, which improves the current sensing and
  monitoring accuracy.
- For all applications, TI recommends a ceramic decoupling capacitor of 0.01 µF or greater between IN and GND terminals. For hot-plug applications, where input power-path inductance is negligible, this capacitor can be eliminated or minimized.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care
  must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
  GND terminal of the IC.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. It is recommended to use a minimum trace width of 50 mil for the OUT power connection.
- The GND terminal is the reference for all internal signals and must be isolated from any bounce due to large switching currents in the system power ground plane. It is recommended to connect the device GND to a signal ground island on the board, which in turn is connected to the system power GND plane at one point.
- Locate the support components for the following signals close to their respective connection pins ILIM, IMON, ITIMER, RETRY\_DLY, NRETRY and dVdT with the shortest possible trace routing to reduce parasitic effects on the respective associated functions. These traces must not have any coupling to switching signals on the board.
- The ILIM pin is highly sensitive to capacitance and TI recommends to pay special attention to the layout to maintain the parasitic capacitance below 30 pF for stable operation.
- Use short traces on the RETRY\_DLY and NRETRY pins to ensure the auto-retry timer delay and number of auto-retries is not altered by the additional parasitic capacitance on these pins.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
  device they are intended to protect. These protection devices must be routed with short traces to reduce
  inductance. For example, TI recommends a protection Schottky diode to address negative transients due to
  switching of inductive loads, and it must be physically close to the OUT pins.
- Use proper layout and thermal management techniques to ensure there is no significant steady state thermal gradient between the two thermal pads on the IC. This is necessary for proper functioning of the device overtemperature protection mechanism and successful startup under all conditions.
- Obtaining acceptable performance with alternate layout schemes is possible; the *Layout Example* is intended as a guideline and shown to produce good results from electrical and thermal standpoint.

Copyright © 2021 Texas Instruments Incorporated



## 11.2 Layout Example



<sup>\*</sup> Optional components for suppressing transients induced while switching current through inductive elements at input/output

図 11-1. TPS25980 Example PCB Layout

# 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- TPS2598040EVM eFuse Evaluation Board
- TPS25980xx Design Calculator

#### 12.1.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

表 12-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS259802O	Click here	Click here	Click here	Click here	Click here
TPS259803O	Click here	Click here	Click here	Click here	Click here
TPS259804O	Click here	Click here	Click here	Click here	Click here
TPS259807O	Click here	Click here	Click here	Click here	Click here

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS259802ONRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 02ON	Samples
TPS259803ONRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 03ON	Samples
TPS259804ONRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 04ON	Samples
TPS259807ONRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 07ON	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated