







TCA9536



JAJSKX7A - JULY 2021 - REVISED DECEMBER 2021

TCA9536 リモート 4 ビット I²C/SMBus I/O エクスパンダ、構成レジスタ付き

1 特長

- I²C から GPIO へのエクスパンダ
- 1.65V~5.5V の動作電源電圧範囲
- 5V 許容の I/O ポート
- I2C ゼネラル・コールによるソフトウェア・リセット
- ソフトウェアで切り替え可能な P ポート上のプルアップ 抵抗内蔵
- P3 は INT 出力として転用可能
- 1MHz の Fast mode plus I²C バス
- 入力 / 出力構成レジスタ
- 極性反転レジスタ
- パワーオン・リセット内蔵
- 電源投入時はすべてのチャネルが入力に構成された
- SCL/SDA 入力のノイズ・フィルタ
- 大電流の最大駆動能力を持つラッチ付き出力により LED を直接駆動
- JESD 22 を上回る ESD 保護
 - 2000V、人体モデル (A114-A)
 - 1000V、デバイス帯電モデル (C101)

2 アプリケーション

- パーソナル・エレクトロニクス
 - ウェアラブル
 - 携帯電話 / スマートフォン
 - ゲーム機
- サーバー
- ルータ

3 概要

TCA9536 は I^2 C バス用の 4 ビット I/O エクスパンダで、 1.65V~5.5V の V_{CC} で動作するように設計されていま す。I²C インターフェイスにより、ほとんどのマイクロコントロ ーラ・ファミリの汎用リモート I/O 拡張に使用できます。

システム・コントローラは、I/O 構成レジスタ・ビットに書き込 むことで、I/O を入力にするか出力にするかを設定できま す。それぞれの入力または出力のデータは、対応する入 力または出力レジスタに保持されています。入力ポート・レ ジスタの極性は、極性反転レジスタで反転できます。その 他に特殊機能レジスタがあり、内部プルアップ抵抗をディ スエーブルするため、および P3 を INT 出力にオーバー ライドするために使用できます。

TCA9536 のオープンドレイン割り込み出力 (P3 が特殊 機能レジスタで INT として構成されている場合) は、いず れかの入力が、対応する入力ポート・レジスタの状態と異 なるときにアクティブになり、入力状態が変化したことをシ ステム・コントローラに通知するため使用されます。

システム・プロセッサは、タイムアウトまたはその他の不適 切な動作があった場合、I2C ソフト・リセット・コマンドを使っ て TCA9536 をリセットできます。このコマンドにより、レジ スタはデフォルト状態に設定されます。

製品情報

	ANAL DE 119 1194			
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)		
TCA9536	X2SON (8)	1.35mm × 0.80mm		
	VSSOP (8)	3.00mm × 3.00mm		

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。






Table of Contents


1 特長	1	8.4 Device Functional Modes	15
2 アプリケーション		8.5 Programming	15
3 概要		8.6 Register Maps	19
4 Revision History		9 Application Information Disclaimer	22
5 Pin Configuration and Functions		9.1 Application Information	22
6 Specifications		9.2 Typical Application	22
6.1 Absolute Maximum Ratings		10 Power Supply Recommendations	25
6.2 ESD Ratings		10.1 Power-On Reset	25
6.3 Recommended Operating Conditions		11 Layout	27
6.4 Thermal Information.		11.1 Layout Guidelines	27
6.5 Electrical Characteristics		11.2 Layout Example	27
6.6 Timing Requirements		12 Device and Documentation Support	28
6.7 I ² C Bus Timing Requirements		12.1 Documentation Support	28
6.8 Switching Characteristics		12.2 Receiving Notification of Documentation Update	s <mark>28</mark>
6.9 Typical Characteristics		12.3 サポート・リソース	28
7 Parameter Measurement Information		12.4 Trademarks	28
8 Detailed Description		12.5 Electrostatic Discharge Caution	28
8.1 Overview		12.6 Glossary	28
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 Feature Description		Information	28
·			

4 Revision History

CI	hanges from Revision * (July 2021) to Revision A (December 2021)	Pag
•	ドキュメントのステータスを「 <i>事前情報</i> 」から「 <i>量産</i> データ」に変更	



5 Pin Configuration and Functions






図 5-2. DGK Package, 8-Pin VSSOP, Top View

Not to scale

図 5-1. DTM Package, 8-Pin X2SON, Top View

表 5-1. Pin Functions

	PIN	N I/O		DESCRIPTION
DGK	DTM	NAME	1/0	DESCRIPTION
1	1	P0	I/O	P-port input-output. Push-pull design structure. Internal pull-up resistor enabled by default.
2	8	P1	I/O	P-port input-output. Push-pull design structure. Internal pull-up resistor enabled by default.
3	2	P2	I/O	P-port input-output. Push-pull design structure. Internal pull-up resistor enabled by default.
4	3	GND	_	Ground
5	4	P3/INT	I/O	P-port input-output. Push-pull design structure. When configured as $\overline{\text{INT}}$, operates as open drain. Internal pull-up resistor enabled by default.
6	5	SCL	I/O	Serial clock bus. Connect to V _{CC} through a pull-up resistor
7	6	SDA	I/O	Serial data bus. Connect to V _{CC} through a pull-up resistor
8	7	V _{CC}	_	Supply voltage



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply current		-0.5	6	V
VI	Input voltage ⁽²⁾		-0.5	6	V
Vo	Output voltage ⁽²⁾		-0.5	6	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-20	mA
I _{IOK}	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I _{OL}	Continuous output low current	$V_O = 0$ to V_{CC}		50	mA
I _{OH}	Continuous output high current	$V_O = 0$ to V_{CC}		-50	mA
ı	Continuous current through GND			-250	mA
l _{CC}	Continuous current through V _{CC}			160	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

					VALUE	UNIT
			Human body model (HBM), per ANSI/	Pins P0-P3, VCC	±4000	
$V_{(ESD)}$	(ECD)	Electrostatic discharge	etrostatic discharge	Pins SDA, SCL	±2000	v
Ľ	(E3D)	Lioun solatio discribings	Charged device model (CDM), per ANSI/ ESDA/JEDEC specification JS-002 ⁽²⁾	All pins	±1000	·

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	·	1.65	5.5	V
V	lament violations	SCL, SDA	0	5.5	\/
VI	Input voltage	P0-P3 ⁽¹⁾	0	5.5	V
I _{OH}	High-level output current	P3-P0		-10	mA
	Low-level output current (V _{CC} > 1.8 V)	P3-P0		25	mA
I _{OL}	Low-level output current (V _{CC} ≤ 1.8 V)	P3-P0		15	mA
T _A	Ambient temperature	·	-40	125	°C
TJ	Junction temperature			125	°C

(1) When the internal pull up resistors are enabled, input voltages above V_{CC} will result in current flowing to VCC from the port.

Product Folder Links: TCA9536

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.4 Thermal Information

		TCA	9536	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	DTM (X2SON)	UNIT
		8-PIN	8-PIN	
R _{0JA}	Junction-to-ambient thermal resistance	183.7	193.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	76.9	110.7	°C/W
R _{0JB}	Junction-to-board thermal resistance	104.9	110.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	18.7	5.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	103.4	110.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{IK}	Input diode clamp voltage		I _I = -18 mA	1.65 V to 5.5 V	-1.2			V
V _{PORR}	Power-on reset voltage, V _{CC} rising		$V_I = V_{CC}$ or GND, $I_O = 0$			1.2	1.6	V
V _{PORF}	Power-on reset voltage, V _{CC} falling		$V_I = V_{CC}$ or GND, $I_O = 0$		0.75	1		V
V _{IH}	High-level input voltage	SDA,SCL		1.65 to 5.5 V	0.7 × V _{CC}			V
V _{IH}	High-level input voltage	P ports		1.65 to 5.5 V	0.7 × V _{CC}			V
V_{IL}	Low-level input voltage	SDA,SCL		1.65 to 5.5 V			0.4 × V _{CC}	V
V_{IL}	Low-level input voltage	P ports		1.65 to 5.5 V			0.3 × V _{CC}	V
		·		1.65 V	1.2			
	P-port high-level output voltage ⁽¹⁾			2.3 V	1.8			V
			I _{OH} = -8 mA	3 V	2.6			
				4.5 V	4.1			
.,				4.75 V	4.1			
V_{OH}				1.65 V	1			
				2.3 V	1.7	,		
			I _{OH} = -10 mA	3 V	2.5			
				4.5 V	4			1
				4.75 V	4			
		SDA	V _{OL} = 0.4 V		20			
I_{OL}	Low-level output current	P0-P3	V _{OL} = 0.5 V	1.65 V to 5.5 V	8			mA
		1 0-1 3	V _{OL} = 0.7 V		10		0.4 × Vcc 0.3 ×	
I _{OL}	Low-level output current	INT (2)	V _{OL} = 0.4 V	1.65 V to 5.5 V	4			mA
			V _I = V _{CC}	1.65 V to 5.5 V		0	±1	
I.	Input leakage current	P ports	$V_I = 5.5 \text{ V}$ ($T_A \le 105 \text{ °C}$)	0 V		0	±1	^
l _l	input leakage culterit	F ports	V _I = 5.5 V	0 V		0	±2	μA
			V _I = GND, PU Disabled	1.65 V to 5.5 V		0	±1	



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
II	Input leakage current	P ports	V _I = GND, PU Enabled	1.65 V to 5.5 V	-100	-40		μΑ
I _I	Input leakage current	SCL, SDA input leakage	V _I = V _{CC} or GND	1.65 V to 5.5 V		0	±1	μΑ
			$V_1 = V_{CC}$ or	5.5 V		22	40	
		Operating	GND (PU Disabled), I/O	3.6 V		11	20	_
I _{CC}	Quiescent current	mode	= inputs, f _{SCL} =	2.7 V		8	10	μA
			400 kHz, $t_r = t_f$ = 300 ns	1.95 V		5	8	
			V _I = GND, I/O	5.5 V		225	390	
,	Quiacant current	Operating	= inputs, f _{SCL} =	3.6 V		175	280	
I _{CC}	Quiescent current	mode		2.7 V		125	200	μA
			Enabled	1.95 V		100	150	
			$V_1 = V_{CC}$ or	5.5 V			100	
		Operating	ing $\begin{array}{c} \text{GND (PU} \\ \text{Disabled), I/O} \\ = \text{inputs, f}_{\text{SCL}} = \\ 1 \text{ MHz, t}_{\text{r}} = \text{t}_{\text{f}} = \\ 120 \text{ ns} \end{array}$ $\begin{array}{c} 3.6 \text{ V} \\ 2.7 \text{ V} \\ \end{array}$	3.6 V			40	
I _{CC}	Quiescent current	mode			25	μΑ		
				1.95 V			15	
			V _I = GND, I/O	5.5 V		225	425	
ļ.	Out and assemble	Operating	= inputs, f _{SCL} =	3.6 V		175	250	
I _{CC}	Quiescent current	mode	1 MHz, t _r = t _f = 120 ns, PU	2.7 V		125	200	μA
			Enabled	1.95 V		100	150	
				5.5 V		1.5	3.9	
	Quiescent current	Standby mode	$V_I = V_{CC}$, $I_O = 0$, $I/O = inputs$,	3.6 V		0.9	2.2	
I _{CC}	Quiescent current	Standby mode	$f_{SCL} = 0 \text{ kHz}$	2.7 V		0.6	1.8	μA
				1.95 V		0.6	1.5	
			V _I = GND, I/0 =	5.5 V		225	350	
	Quiescent current	Standby mode	inputs, f _{SCL} = 0	3.6 V		175	250	
I _{CC}	Quiescent current	Standby mode	kHz, PU	2.7 V		125	200	μA
			Enabled	1.95 V		100	150	
Cı	Input pin capacitance	SCL	V _I = V _{CC} or GND	1.65 V to 5.5 V		4	5	pF
C	Input-output pin capacitance	SDA	V _{IO} = V _{CC} or GND	1.65 V to 5.5 V		7	10	" C
C _{IO}	mpur-output pin capacitance	P port	V _{IO} = V _{CC} or GND	1.65 V to 5.5 V		7	10	pF

⁽¹⁾ Each I/O must be externally limited to a maximum of 25 mA

6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Device				
t _{READY}	Power on to start condition time	10		μs

Product Folder Links: TCA9536

⁽²⁾ P3 can be repurposed as INT (open-drain interrupt output) in the special function register

6.7 I²C Bus Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
l ² C Bus -	- Standard Mode				
f _{scl}	I ² C clock frequency		0	100	kHz
sch	I ² C clock high time		4		μs
scl	I ² C clock low time		4.7		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		250		ns
t _{sdh}	I ² C serial-data hold time		0		ns
t _{icr}	I ² C input rise time			1000	ns
t _{icf}	I ² C input fall time			300	ns
ocf	I ² C output fall time	10-pF to 400-pF bus		300	ns
t _{buf}	I ² C bus free time between stop and start		4.7		μs
sts	I ² C start or repeated start condition setup		4.7		μs
t _{sth}	I ² C start or repeated start condition hold		4		μs
t _{sps}	I ² C stop condition setup		4		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid		3.45	μs
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C _b	I ² C bus capactive load			400	pF
² C Bus -	- Fast Mode				
f _{scl}	I ² C clock frequency		0	400	kHz
t _{sch}	I ² C clock high time		0.6		μs
t _{scl}	I ² C clock low time		1.3		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		100		ns
t _{sdh}	I ² C serial-data hold time		0		ns
t _{icr}	I ² C input rise time		20	300	ns
t _{icf}	I ² C input fall time		20 × (V _{CC} / 5.5 V)	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus	20 × (V _{CC} / 5.5 V)	300	ns
buf	I ² C bus free time between stop and start		1.3		μs
sts	I ² C start or repeated start condition setup		0.6		μs
t _{sth}	I ² C start or repeated start condition hold		0.6		μs
t _{sps}	I ² C stop condition setup		0.6		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid		0.9	μs
vd(ack)	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C _b	I ² C bus capactive load			400	pF
² C Bus -	- Fast Mode Plus				
: scl	I ² C clock frequency		0	1000	kHz
t _{sch}	I ² C clock high time		0.26		μs
scl	I ² C clock low time		0.5		μs



6.7 I²C Bus Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		50		ns
t _{sdh}	I ² C serial-data hold time	0		ns	
t _{icr}	I ² C input rise time		120	ns	
t _{icf}	I ² C input fall time	20 × (V _{CC} / 5.5 V)	120	ns	
t _{ocf}	I ² C output fall time	10-pF to 550-pF bus	20 × (V _{CC} / 5.5 V)	120	ns
t _{buf}	I ² C bus free time between stop and start		0.5		μs
t _{sts}	I ² C start or repeated start condition setup		0.26		μs
t _{sth}	I ² C start or repeated start condition hold		0.26		μs
t _{sps}	I ² C stop condition setup		0.26		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid		0.45	μs
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.45	μs
C _b	I ² C bus capactive load			550	pF

6.8 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

ever operating need an temperature range (unloss enterwise netex)										
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT			
t _{iv}	Interrupt valid time	P port	INT			4	μs			
t _{ir}	Interrupt reset delay time	SCL	INT			4	μs			
	Output data valid; For V _{CC} ≥ 2.3 V	SCL	Doort			200	ns			
ι _{pv}	Output data valid; For V _{CC} < 2.3 V	JOL	P port			400	ns			
t _{ps}	Input data setup time	P port	SCL	100			ns			
t _{ph}	Input data hold time	P port	SCL	300			ns			

Product Folder Links: TCA9536

6.9 Typical Characteristics


T_A = 25°C (unless otherwise noted)






6.9 Typical Characteristics (continued)


T_A = 25°C (unless otherwise noted)



7 Parameter Measurement Information




SDA LOAD CONFIGURATION




- A. C_L include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_0 = 50 Ω , $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.

図 7-1. I²C Interface Load Circuit and Voltage Waveforms






P-PORT LOAD CONFIGURATION



WRITE MODE (R/W = 0)



READ MODE (R/W = 1)

- A. C_L include probe and jig capacitance.
- B. $~t_{pv}$ is measured from 0.7 × V_{CC} on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r/t_f \leq$ 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

図 7-2. P-Port Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TCA9536 device is a 4-bit I/O expander for the I^2C bus and is designed for 1.65-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I^2C interface.

The TCA9536 consists of a configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation), and special function registers. At power-on, the I/Os are configured as inputs with a weak pull-up to V_{CC} . The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. There is an additional special function register that can be used to disable the internal pull-up resistors and P3 override to an $\overline{\text{INT}}$ output. All registers can be read by the system controller.

The TCA9536 open-drain interrupt output (when P3 is configured as $\overline{\text{INT}}$ in the special function register) is activated when any input differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.

The system processor can reset the TCA9536 in the event of a timeout or other improper operation by using an I^2C soft reset command, which puts the registers in their default state.

The device outputs (latched) have high-current drive capability for directly driving LEDs.

8.2 Functional Block Diagram




図 8-1. Logic Diagram






図 8-2. Simplified Schematic Of P0 To P2




図 8-3. Simplified Schematic Of P3 / INT

8.3 Feature Description

8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input with a weak pull-up (100 k Ω typical with roughly 20% tolerance) to V_{CC}. This internal weak pull-up can be disabled via the special function register if desired. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

8.3.2 P3 or Interrupt (INT) Output

The TCA9536 has a combination P3 and $\overline{\text{INT}}$ output pin. The function of the pin is selected by the special function register. When the pin is configured as an $\overline{\text{INT}}$ output, the internal-pull up resistor is enabled by default, but will depend on the state of the PU Disable bit in the special function register. See $\frac{1}{8}$ 8-7 for more information. The below text describes the functionality of the pin when configured as an $\overline{\text{INT}}$ output.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the \overline{INT} is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as \overline{INT} .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

 $\overline{\text{INT}}$ has an open-drain structure and requires a pull-up resistor to V_{CC} of moderate value (typically about 10 k Ω).

8.3.3 Pull-up Disable Functionality

The TCA9536 has internal 100 k Ω resistors pulled up to V_{CC} by default. The special function register contains a bit which will disable the pull-up resistors on all P-ports. See $\frac{1}{8}$ 8-7 for more information. If the P3 port has been configured as an interrut output, the pull-up resistor will depend on the disable bit, the same as any other P-port.

8.4 Device Functional Modes

8.4.1 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the device in a reset condition until V_{CC} has reached V_{POR} . At that time, the reset condition is released and the TCA9536 registers and $I^2C/SMBus$ state machine initialize to their default states. See 2999210.1 for more details.

8.4.2 Powered-Up

When power has been applied to V_{CC} above V_{PORR} , and the POR has taken place, the device is in a functioning mode. In this state, the device is ready to accept any incoming I^2C requests and is monitoring for changes on the input ports.

8.5 Programming

8.5.1 I²C Interface

The TCA9536 has a standard bidirectional I²C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same I²C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

registers where data is stored, written, or read. For more information see *Understanding the I^2C Bus* application report, SLVA704.

The physical I^2C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I^2C lines. For further details, see I^2C Pull-up Resistor Calculation application report, SLVA689. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See Interface Definition.

⊠ 8-4 and ⊠ 8-5 show the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
 - Controller-transmitter sends a START condition and addresses the target-receiver.
 - · Controller-transmitter sends data to target-receiver.
 - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
 - Controller-receiver sends a START condition and addresses the target-transmitter.
 - Controller-receiver sends the requested register to read to target-transmitter.
 - · Controller-receiver receives data from the target-transmitter.
 - Controller-receiver terminates the transfer with a STOP condition.




図 8-4. Definition of Start and Stop Conditions

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 8-5. Bit Transfer

8.5.1.1 Writes

To write on the I^2C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ \overline{W} bit) set to 0, which signifies a write. After the target sends the acknowledge bit, the controller then sends the register address of the register to which it wishes to write. The target acknowledges again, letting the controller know it is ready. After this, the controller starts sending the register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

See the *Control Register and Command Byte* section to see list of the TCA9536 internal registers and a description of each one.

Controller controls SDA line
Target controls SDA line

Write to one register in a device




図 8-6. Write to Register






図 8-7. Write to Output Port Register

8.5.1.2 Reads

The bus controller first must send the TCA9536 address with the LSB set to a logic 0 (see \gtrsim 8-1 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA9536 (see \boxtimes 8-9). The command byte does not increment automatically. If multiple bytes are read, data from the specified command byte/register is going to be continuously read.

 図 8-8 shows an example of reading a single byte from a target register.

Controller controls SDA line

Target controls SDA line

Read from one register in a device





図 8-8. Read from Register

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte, additional bytes may be read, but the same register specified by the command byte is read.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from the P port (see 🗵 8-8 for these details).

図 8-9. Read Input Port Register

8.5.2 Software Reset Call

The Software Reset call is a command send from the controller on the I^2C bus that instructs all devices that support the command to be reset to power-up values. In order for it to function as expected, the I^2C bus must be functional and no devices can be hanging the bus.

The Software Reset Call is defined as the following steps:

- 1. A START condition is sent by the I²C bus controller.
- 2. The address used is the reserved General Call I²C bus address '0000 000' with the R/W bit set to 0. The byte sent is 0x00.
- 3. Any devices supporting the General Call functionality will ACK. If the R/W bit is set to 1 (read), the device will NACK.
- 4. Once the General Call address is acknowledged, the controller sends only 1 byte of data equal to 0x06. If the data byte is any other value, the device will NOT acknowledge or reset. If more than 1 byte is sent, no more bytes will be acknowledged, and the device will ignore this I2C message, considering it invalid.
- 5. After the 1 byte of data (0x06) is sent, the controller sends a STOP condition to end the Software Reset sequence. A repeated START condition will be ignored by the device, and no reset is performed.

Once the above steps are completed successfully, the device will perform a reset. This will clear all register values back to power-on defaults. All P-ports will be configured as inputs, regardless of the port mode configuration of the P3 port.

8.6 Register Maps

8.6.1 Device Address

 \gtrsim 8-1 shows the fixed 7-bit address of the device. Note that I²C uses a 7-bit address with a 1-bit READ/WRITE bit for the LSB.

Device **Decimal** A6 **A5** A4 **A3** A2 **A1** A0 Hex TCA9536 1 0 0 0 0 0 1 0x41 65 TCA9536A 0 0 1 0 0 0 0 0x40 64 0 0 67 TCA9536B 1 0 0 0x43 1 TCA9536C 0 0 0 0 0x42 66

表 8-1. Device Address

The last bit of the 8-bit address byte defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9536. This data byte state the operation (read or write) and the internal register (Input, Output, Polarity Inversion, Configuration, or Special Function) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.

	& o z. Gommana Byte										
COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT								
0x00	Input Port	Read byte	1111 XXXX								
0x01	Output Port	Read/write byte	1111 1111								
0x02	Polarity Inversion	Read/write byte	0000 0000								
0x03	Configuration	Read/write byte	1111 1111								
0x50	Special Function	Read/write byte	0000 0000								

表 8-2. Command Byte

8.6.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level. See 表 8-3.

Before a read operation, a write transmission is sent with the command byte to instruct the I²C device that the Input Port register will be accessed next.

& 8-3. Register 0 (iliput Fort Register)											
BIT	17	16	15	14	13	12	14	10			
ы		Not I	Used								
DEFAULT	1	1	1	1	Χ	Χ	Χ	Х			

表 8-3. Register 0 (Input Port Register)

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value. See 表 8-4.

表 8-4. Register 0x01 (Output Port Register)

ВІТ	07	O6	O5	04	O3	02	01	00	
		Not l	Used						
DEFAULT	1	1	1	1	1	1	1	1	

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained. See 表 8-5.

表 8-5. Register 0x02 (Polarity Inversion Register)

20 of regions one (results) in order regions,										
ВІТ	N7	N6	N5	N4	N3	N2	N1	N0		
		Not l	Jsed		INS	INZ	INI	INU		
DEFAULT	0	0	0	0	0	0	0	0		

Product Folder Links: TCA9536

Submit Document Feedback

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output. See $\frac{1}{2}$ 8-6.

表 8-6. Register 0x03 (Configuration Register)

BIT	C7	C6	C5	C4	C3	C2	C1	C0
ы		Not l	Jsed		03			
DEFAULT	1	1	1	1	1	1	1	1

The Special Function register (register 0x50) configures the directions of the I/O pins. If P3 as $\overline{\text{INT}}$ is set to 1, the function of P3 will change to an $\overline{\text{INT}}$ output. If PU Disabled is set to 1, all the internal pull-up resistors on the P ports are disabled, this includes the P3 port if it's configured as an $\overline{\text{INT}}$ output. See $\frac{1}{8}$ 8-6.

表 8-7. Register 0x50 (Special Function Register)

	S7	S6	S5	S4	S3	S2	S1	S0
BIT	P3 as INT	PU Disabled	Not Used					
DEFAULT	0	0	0 0 0 0					0



9 Application Information Disclaimer


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

This section discusses a typical application in which the device is used to both handle an interrupt input, and output several control signals.



- A. P0, P2, and P3 are configured as outputs.
- B. P1 is configured as an input.

Note

P3 is configured as GPIO, not an interrupt output.

図 9-1. Typical Application

9.2.1 Design Requirements

9.2.1.1 Minimizing I_{CC} When I/Os Control LEDs

When the I/Os are used to control LEDs, they are normally connected to V_{CC} through a resistor as shown in 29 > 9.2. The LED acts as a diode so, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . The supply current, I_{CC} , increases as V_{IN} becomes lower than V_{CC} .

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to V_{CC} when the LED is off. \boxtimes 9-2 shows a high-value resistor in parallel with the LED. \boxtimes 9-3 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply-current consumption when the LED is off.

Product Folder Links: TCA9536

22




図 9-2. High-Value Resistor in Parallel with the LED




図 9-3. Device Supplied by a Lower Voltage

9.2.2 Detailed Design Procedure

The pull-up resistors, R_P , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the I^2C bus. The minimum pull-up resistance is a function of V_{CC} , $V_{OL,(max)}$, and I_{OL} as shown in $\not \equiv 1$:

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b as shown in \neq 2:

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$


The maximum bus capacitance for an I^2C bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9536, C_i for SCL or C_{io} for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



9.2.3 Application Curves



 $oxed{2}$ 9-4. Maximum Pullup Resistance ($R_{p(max)}$) vs Bus Capacitance (C_b)




図 9-5. Minimum Pullup Resistance $(R_{p(min)})$ vs Pullup Reference Voltage (V_{DPUX})

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

10 Power Supply Recommendations

10.1 Power-On Reset

In the event of a glitch or data corruption, the TCA9536 can be reset to its default conditions by using the poweron reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in and \boxtimes 10-1.




図 10-1. V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}


表 10-1 specifies the performance of the power-on reset feature for the device for both types of power-on reset.

表 10-1. Recommended Supply Sequencing And Ramp Rates

st in interest and a supply conduction of the realist										
	PARAMETER ⁽¹⁾									
V _{CC_FT}	Fall rate	See 図 10-1	1		ms					
V _{CC_RT}	Rise rate	See 図 10-1	0.1		ms					
V _{CC_TRR}	Time to re-ramp (when V_{CC} drops to V_{POR_MIN} – 50 mV or when V_{CC} drops to GND)	See 図 10-1	2		μs					
V _{CC_GH}	Level that V_{CC} can glitch down to, but not cause a functional disruption when V_{CC_GW} = 1 μs	See 図 10-2		1.2	V					
V _{CC_GW}	Glitch width that does not cause a functional disruption when $V_{CC_GH} = 0.5 \times V_{CC}$ (For VCC > 3 V)	See 図 10-2		10	μs					

⁽¹⁾ All supply sequencing and ramp rate values are measured at T_A = 25°C


Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. \boxtimes 10-2 and \gtrapprox 10-1 provide more information on how to measure these specifications.



☑ 10-2. Glitch Width and Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. \boxtimes 10-3 and \gtrapprox 10-1 provide more details on this specification.





11 Layout

11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9536, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9536 as possible.

For the layout example provided, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (VCC) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to VCC or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated.

11.2 Layout Example




図 11-1. Layout Example (DGK)



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TCA9536

Submit Document Feedback

www.ti.com 14-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9536ADTMR	ACTIVE	X2SON	DTM	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1IR	Samples
TCA9536BDTMR	ACTIVE	X2SON	DTM	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1IS	Samples
TCA9536CDTMR	ACTIVE	X2SON	DTM	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1IT	Samples
TCA9536DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2l1T	Samples
TCA9536DTMR	ACTIVE	X2SON	DTM	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1IQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Jul-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated