TPS1653

JAJSL99 - AUGUST 2021


TPS16530 58V、4.5A eFuse、負荷過渡時のパルス電流対応

1 特長

- 動作電圧範囲 4.5V~58V、 絶対最大定格 67V
- 58V、R_{ON} 31mΩ のホットスワップ FET を内蔵
- 電流制限を 0.6A~4.5A に調整可能 (±7%)
- 56V 動作向けの IPC9592B クリアランス (20 ピン HTSSOP)
- 負荷過渡に対する2倍のパルス電流サポート
- 低い静止電流:21µA (シャットダウン時)
- UVLO カットオフを ±2% 精度で調整可能
- 出力スルーレート制御を調整して突入電流を制限可能 - デバイス起動中のサーマル・レギュレーションにより 大容量および未知の容量性負荷を充電可能
- パワー・グッド出力 (PGOOD)
- 過電流フォルト応答オプションとして、自動再試行とラ ッチオフを選択可能 (MODE)
- アナログ電流モニタ (IMON) 出力 (±6%)
- 使いやすい 20ピン HTSSOP および 24 ピン VQFN パッケージで供給

2 アプリケーション

- テレコム無線におけるパワー・アンプの保護
- 医療用機器
- 火災報知制御盤
- 産業用プリンタ



3 概要

TPS16530 は、31mΩ の FET を内蔵した使いやすい正 電圧の 58V、

4.5A eFuse です。 負荷、ソース、および eFuse 自体の保 護に加え、正確な過電流保護、高速な短絡保護、出力ス ルー・レート制御、低電圧誤動作防止などの調整可能な 機能を備えています。PGOOD を使用して、下流の DC-DC コンバータの制御をイネーブル / ディセーブルできま

イネーブル・ピンによって内部 FET のイネーブル / ディセ ーブルを外部から制御できます。シャットダウン・ピンを使 って、デバイスを低消費電力のシャットダウン・モードに移 行させることができます。システム状態の監視や下流負荷 の制御のために、このデバイスはフォルト出力および高精 度の電流監視出力を備えています。MODE ピンにより、2 種類の電流制限フォルト応答 (ラッチオフ、自動再試行) のどちらにもデバイスを柔軟に設定できます。


このデバイスは 20 ピン HTSSOP

および 24 ピン VQFN パッケージで供給され、-40℃~ +125℃の温度範囲で動作が規定されています。

製品情報(1)

	-466 114 184	
部品番号	パッケージ	本体サイズ (公称)
TPS16530	VQFN (24)	4.00mm × 4.00mm
TPS16530	HTSSOP (20)	6.50mm × 4.40mm

利用可能なすべてのパッケージについては、このデータシー 末尾にある注文情報を参照してください。



パルス電流対応



Table of Contents

1 特長	1	9 Application and Implementation	22
2 アプリケーション		9.1 Application Information	<mark>22</mark>
3 概要		9.2 Typical Application	<mark>22</mark>
4 Revision History		9.3 System Examples	
5 Pin Configuration and Functions		10 Power Supply Recommendations	
6 Specifications		10.1 Transient Protection	<mark>26</mark>
6.1 Absolute Maximum Ratings		11 Layout	
6.2 ESD Ratings		11.1 Layout Guidelines	
6.3 Recommended Operating Conditions		11.2 Layout Example	28
6.4 Thermal Information		12 Device and Documentation Support	30
6.5 Electrical Characteristics		12.1 Documentation Support	30
6.6 Timing Requirements		12.2 Receiving Notification of Documentation Uլ	odates30
6.7 Typical Characteristics		12.3 サポート・リソース	30
7 Parameter Measurement Information		12.4 Trademarks	30
8 Detailed Description	12	12.5 Electrostatic Discharge Caution	30
8.1 Overview		12.6 Glossary	30
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 Feature Description		Information	30
8.4 Device Functional Modes			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
August 2021	*	Initial Release



5 Pin Configuration and Functions




図 5-1. TPS16530 RGE Package 24-Pin VQFN Top View

図 5-2. TPS16530 PWP Package 20-Pin HTSSOP Top View

表 5-1. Pin Functions

	PIN			
NAME	TPS	S16530	TYPE	DESCRIPTION
INAIVIE	VQFN	HTSSOP		
	1	1		
IN	2	2	P	Power Input. Connects to the DRAIN of the internal FET.
	_	3		
P_IN	5	4	Р	Supply voltage of the device. Always connect P_IN to IN directly.
UVLO	6	6	Input for setting the programmable undervoltage lockout threshold undervoltage event turns off the internal FET and asserts FLT to i power-failure. If not used, this pin can be connected to IN or P_IN	
ĒN	7	8	I	Active low enable pin. If not used, this pin can be connected to GND. Do not leave this pin open or floating.
GND	8	9	_	Connect GND to system ground
dVdT	9	10	I/O	A capacitor from this pin to GND sets output voltage slew rate. Leaving this pin floating enables device power up in thermal regulation resulting in fast output charge. See the <i>Hot Pug-In and In-Rush Current Control</i> section.
ILIM	10	11	I/O	A resistor from this pin to GND sets the overload limit. See <i>Overload and Short Circuit Protection</i> section.
MODE	11	12	I	Mode selection pin for Overload fault response. See the <i>Device Functional Modes</i> section.
SHDN	12	13	I	Shutdown pin. Pulling SHDN low makes the device to enter into low power shutdown mode. Cycling SHDN pin voltage resets the device that has latched off due to a fault condition.
IMON	13	14	0	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave this pin floating.
FLT	14	15	0	Fault event indicator. It is an open drain output. If unused, leave floating or connect to GND.



表 5-1. Pin Functions (continued)

	PIN				
NAME	TP	S16530	TYPE	DESCRIPTION	
NAIVIE	VQFN HTSSOP				
PGOOD	16	16	0	Active High. A high indicates that the internal FET is enhanced. PGOOD goes low when the internal FET is turned OFF during a fault or when SHDN is pulled low. If PGOOD is unused then connect to GND or leave it floating.	
	17	18			
OUT	18	19	P	Power Output of the device	
	_	20			
	3	5			
	4	7			
	15	17			
	19	_			
N.C	20	_	_	Internally Not connected. Can be connected to other pins (P_IN, OUT, GND) for enhanced thermal performance.	
	21	_		la comunication and parameters.	
	22	_			
	23	_			
	24	_			
PowerPAD™	PowerPAD™		_	Connect the PowerPAD to GND plane for heat sinking. Do not use the PowerPAD as the only electrical connection to GND.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
IN, P_IN, OUT, UVLO, FLT, PGOOD	Input Voltage	-0.3	67	\/	
EN, dVdT, IMON, MODE, SHDN, ILIM	Input Voltage	-0.3	5.5	V	
I _{FLT} , I _{dVdT} , I _{PGOOD}	Sink current		10	mA	
I _{dVdT} , I _{ILIM} , I _{MODE} , I _{SHDN}	Source current	Internally limited			
т	Operating Junction temperature	-40	150		
l J	Transient junction temperature	-40	T _(TSD)	°C	
T _{stg}	Storage temperature	-65	150		

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000)
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN, P_IN		4.5		58	
OUT, UVLO, PGOOD, FLT	Input Voltage	0		58	V
EN, dVdT, IMON, MODE	Resistance External Capacitance	0		4	V
SHDN		0		5	
ILIM	Resistance	4		30	kΩ
IMON	Resistance	1			K12
IN, P_IN, OUT	External Canacitanae	0.1			μF
dVdT	External Capacitatice	10			nF
T _J	Operating Junction temperature	-40	25	125	°C

6.4 Thermal Information

		TPS		
		IETRIC ⁽¹⁾ RGE (VQFN)		UNIT
		24 PINS	20 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	32.1	31.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	26	22.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.8	8.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	9.7	8.8	°C/W

Copyright © 2021 Texas Instruments Incorporated



6.4 Thermal Information (continued)

		TPS1	TPS16530			
	THERMAL METRIC(1)	RGE (VQFN)	PWP (HTSSOP)	UNIT		
		24 PINS	20 PINS			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3	1.9	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \ \text{V} < \text{V}_{\text{(IN)}} = \text{V}_{\text{(P_IN)}} < 58 \ \text{V}, \ \text{V}_{\overline{\text{(SHDN)}}} = 2 \ \text{V}, \ \text{R}_{\text{(ILIM)}} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \\ \underline{\text{C}_{\text{(OUT)}}} = 1 \ \mu\text{F}, \ \underline{\text{C}_{\text{(dVdT)}}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	AGE					
V _(IN) , V _(P_IN)	Operating input voltage		4.5		58	V
IQ _(ON)	Complex suggests	Enabled: V _(SHDN) = 2 V		1.38	1.7	mA
IQ _(OFF)	Supply current	V _(SHDN) = 0 V		21	60	μΑ
UNDERVOLTA	GE LOCKOUT (UVLO) INPUT					
V _(UVLOR)	UVLO threshold voltage, rising		1.176	1.2	1.224	V
V _(UVLOF)	UVLO threshold voltage, falling		1.09	1.122	1.15	V
I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 58 V	-150	30	150	nA
Enable (EN) IN	PUT					
$V_{(\overline{ENR})}$	Enable threshold voltage, rising				1.25	V
V _(ENF)	Enable threshold voltage, falling		0.65			V
$I_{(\overline{EN})}$	Enable Input leakage current	0 V ≤ V _(EN) ≤ 4 V	-150	13.5	150	nA
CURRENT LIM	IT PROGRAMMING (ILIM)				1	
I _(OL)	Over Load current limit	$R_{(ILIM)} = 30 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	0.54	0.6	0.66	Α
I _(OL)	Over Load current limit	$R_{(ILIM)} = 9 k\Omega, V_{(IN)} - V_{(OUT)} = 1 V$	1.84	2	2.16	Α
I _(OL)	Over Load current limit	$R_{(ILIM)} = 4.02 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	4.185	4.5	4.815	Α
I _(OL_Pulse)	Transient Pulse Over current limit	$4 k\Omega < R_{(ILIM)} < 30 kΩ$		2 × I _(OL)		Α
I _(FASTRIP)	Fast-trip comparator threshold			3 × I _(OL)		Α
I _(SCP)	Short Circuit Protect current			45		Α
PASS FET OUT	PUT (OUT)					
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 4.5 \text{ A}, T_J = 25^{\circ}\text{C}$	26	30.44	34.5	mΩ
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 4.5 \text{ A}, T_J = 85^{\circ}\text{C}$	33		45	mΩ
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 4.5 \text{ A}, -40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$	19	30.44	53	mΩ
OUTPUT RAME	CONTROL (dVdT)				'	
I _(dVdT)	dVdT charging current	$V_{(dVdT)} = 0 V$	1.775	2	2.225	μA
GAIN _(dVdT)	dVdT to OUT gain	$V_{(OUT)}/V_{(dVdT)}$	23.5	25	26	V/V
V _(dVdTmax)	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
R _(dVdT)	dVdT discharging resistance		10	16.6	26.6	Ω
LOW IQ SHUTE	DOWN (SHDN) INPUT				'	
V _(SHDN)	Open circuit voltage	I _(SHDN) = 0.1 μA	2.48	2.7	3.3	V
V _(SHUTF)	SHDN threshold voltage for low IQ shutdown, falling		0.8			V
V _(SHUTR)	SHDN threshold rising				2	V
I _(SHDN)	Leakage current	V _(SHDN) = 0 V	-10			μA
CURRENT MOI	NITOR OUTPUT (IMON)					

Product Folder Links: TPS1653

6.5 Electrical Characteristics (continued)

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \ \text{V} < \text{V}_{\text{(IN)}} = \text{V}_{\text{(P_IN)}} < 58 \ \text{V}, \ \text{V}_{\text{(SHDN)}} = 2 \ \text{V}, \ \text{R}_{\text{(ILIM)}} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \\ \underline{\text{C}_{\text{(OUT)}}} = 1 \ \mu\text{F}, \ \underline{\text{C}_{\text{(dVdT)}}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	0.6 A ≤ I _(OUT) ≤ 2 A	25.66	27.9	30.14	μΑ/Α
		2 A ≤ I _(OUT) ≤ 4.5 A	26.22	27.9	29.58	μΑ/Α
FAULT FLAG (Ī	FLT): ACTIVE LOW					
R _(FLT)	FLT Pull-down resistance		36	74	130	Ω
I _(FLT)	FLT Input leakage current	0 V ≤ V _(FLT) ≤ 58 V	-150	30	150	nA
POWER GOOD	(PGOOD)		'			
R _(PGOOD)	PGOOD Pull-down resistance		36	74	130	Ω
I _(PGOOD)	PGOOD Input leakage current	0 V ≤ V _(PGOOD) ≤ 58 V	-150		150	nA
THERMAL PRO	DTECTION					
T _(J_REG)	Thermal regulation set point		136	145	154	°C
T _(TSD)	Thermal shutdown (TSD) threshold, rising			165		°C
T _(TSDhyst)	TSD hysteresis			11		°C
MODE		,	'		'	
		MODE = Open		Latch		
MODE_SEL	Mode selection	MODE = Short to GND		Auto – Retry		

6.6 Timing Requirements

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \ \text{V} < \text{V}_{\text{(IN)}} = \text{V}_{\text{(P_IN)}} < 58 \ \text{V}, \ \text{V}_{\text{(SHDN)}} = 2 \ \text{V}, \ \text{R}_{\text{(ILIM)}} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{\text{(OUT)}} = 1 \ \mu\text{F}, \ \text{C}_{\text{(dVdT)}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO INPUT (U	IVLO)					
UVLO_t _{on(dly)}	UVLO switch turnon delay	UVLO \uparrow (100 mV above V _(UVLOR)) to V _(OUT) = 100 mV, C _(dVdT) \geq 10 nF, [C _(dVdT) in nF]		742 + 49.5 x C _(dVdT)		μs
UVLO_t _{off(dly)}	UVLO switch turnoff delay	UVLO \downarrow (20 mV below V _(UVLOF)) to $\overline{\text{FLT}}$	9	11	16	μs
t _{UVLO_FLTdly)}	UVLO to fault de-assertion delay	UVLO↑ to FLT ↑ delay	500	617	700	μs
ENABLE INPUT	(EN)				'	
EN_t _{OFF(dly)}	Enable turn-off delay	$\overline{\sf EN}$ ↑ (20 mV above $V_{\sf (OVPR)}$) to $\overline{\sf FLT}$ ↓	8.5	11	14	μs
EN_t _{on(dly)}	Enable turn-on delay	$\overline{\text{EN}} \downarrow (100 \text{ mV below V}_{(\text{OVPF})}) \text{ to FET}$ ON $C_{(\text{dVdT})} \ge 10 \text{ nF}, \ [C_{(\text{dVdT})} \text{ in nF}]$		150 + 49.5 x C _(dVdT)		μs
SHUTDOWN CO	ONTROL INPUT (SHDN)				•	
t _{SD(dly)}	SHUTDOWN entry delay	SHDN ↓ (below V _(SHUTF)) to FET OFF	0.8	1	1.5	μs
CURRENT LIMI	Т				,	
t _{FASTTRIP(dly)}	Hot-short response time	I _(OUT) > I _(SCP)		1		μs
t _{FASTTRIP(dly)}	Soft short response	I _(FASTTRIP) < I _(OUT) < I _(SCP)	2.2	3.2	4.5	μs
t _{CL_ILIM(dly)}	Maximum duration in current limit		129	162	202	ms
$t_{\text{CB(dly)}}$	Maximum duration in 2x Pulse current limiting	$I_{(OL)} < I_{(OUT)} \le I_{(2xOL)}$	20	25.5	31	ms
t _{CL_ILIM_FLT(dly)}	FLT delay in current limit		1.09	1.3	1.6	ms
OUTPUT RAMP	CONTROL (dVdT)					
t _(FASTCHARGE)	Output ramp time in fast charging	$C_{(dVdT)}$ = Open, 10% to 90% $V_{(OUT)}$, $C_{(OUT)}$ = 1 μ F; $V_{(IN)}$ = 24V	350	495	700	μs



6.6 Timing Requirements (continued)


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \ \text{V} < \text{V}_{\text{(IN)}} = \text{V}_{\text{(P_IN)}} < 58 \ \text{V}, \ \text{V}_{\text{(SHDN)}} = 2 \ \text{V}, \ \text{R}_{\text{(ILIM)}} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{\text{(OUT)}} = 1 \ \mu\text{F}, \ \text{C}_{\text{(dVdT)}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT				
t _(dVdT)	Output ramp time	$C_{(dVdT)}$ = 22 nF, 10% to 90% $V_{(OUT)}$, $V_{(IN)}$ = 24V		8.35		ms				
POWER GOOD (PGOOD)										
t _{PGOODR}	PGOOD delay (deglitch) time	Rising edge	8	11.5	13	ms				
t _{PGOODF}	PGOOD delay (deglitch) time	Falling edge	8	10	13	ms				
FAULT FLAG (FL	.T)									
t _{CB_FLT(dly)}	FLT assertion delay in Pulse over current limiting	Delay from $I_{(OUT)} > I_{(OL)}$ to $\overline{FLT} \downarrow$.	22	25.5	30	ms				
THERMAL PROTECTION										
t _(TSD_retry)	Retry delay in TSD	MODE = GND	500	648	800	ms				
t _(Treg_timeout)	Thermal Regulation timeout		1	1.3	1.6	s				



6.7 Typical Characteristics


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \text{pgood} = 1 \ \text$






6.7 Typical Characteristics (continued)


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \text{pgood} = 1 \ \text$








7 Parameter Measurement Information














図 7-1. Timing Waveforms



8 Detailed Description

8.1 Overview

The TPS16530 is a 58-V industrial eFuse. The device provides robust protection for all systems and applications powered from 4.5 V to 58 V. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control and programmable output voltage slew rate features using the dVdT pin. Load, source and device protections are provided with many programmable features including overcurrent and undervoltage. The precision overcurrent limit (\pm 7% at 6 A) helps to minimize over design of the input power supply, while the fast response short circuit protection 1 μ s (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.

The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. The device's overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip.


Additional features of the TPS16530 include:

- ±6% current monitor output (IMON) for health monitoring of the system
- A choice of latch off or automatic restart mode response during current limit and thermal fault using MODE pin
- PGOOD indicator output
- · Over temperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for faults
- Enable and Disable control from an MCU using EN pin
- Low power shutdown using SHDN pin

Submit Document Feedback



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Hot Plug-In and In-Rush Current Control

The devices are designed to control the inrush current upon insertion of a card into a live backplane or other "hot" power source. This limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power-on. The fastest output slew rate of $24V/500~\mu s$ can be achieved by leaving dVdT pin floating. The inrush current can be calculated using $\frac{1}{3}$.

$$I = C \times \frac{dV}{dT} \ge I(\text{INRUSH}) = C(\text{OUT}) \times \frac{V(\text{IN})}{\text{tdVdT}} \tag{1}$$

where

$$t_{dVdT} = 20.8 \times 10^3 \times V_{(IN)} \times C_{(dVdT)}$$
 (2)



☑ 8-1 illustrates in-rush current control performance of the device during Hot Plug-In.




図 8-1. Hot Plug In and Inrush Current Control at 24-V Input

8.3.1.1 Thermal Regulation Loop

The average power dissipation within the eFuse during power up with a capacitive load can be calculated using 式 3.

$$PD(INRUSH) = 0.5 \times V(IN) \times I(INRUSH)$$
(3)

System designs requiring to charge large output capacitors rapidly may result in an operating point that exceeds the power dissipation versus time boundary limits of the device defined by \boxtimes 6-7 characteristic curve. This may result in increase in junction temperature beyond the device's maximum allowed junction temperature. To keep the junction temperature within the operating range, the thermal regulation control loop regulates the junction temperature at $T_{(J_REG)}$, $145^{\circ}C$ (typical) by controlling the inrush current profile and thereby limiting the power dissipation within the device automatically. An internal 1.3 sec (typical), $t_{(Treg_timeout)}$ timer starts from the instance the thermal regulation operation kicks in. If the output does not power up within this time then the internal FET is turned OFF. Subsequent operation of the device depends on the MODE configuration (Auto-Retry or latch OFF) setting as per the $\frac{1}{2}$ 8-2. The maximum time-out of 1.3 sec (typical) in thermal regulation loop operation ensures that the device and the system board does not heat up during steady fault conditions such as wake up with output short-circuit. This scheme ensures reliable power up operation.

Thermal regulation control loop is internally enabled during power up by $V_{(IN)}$, UVLO cycling and turn ON using \overline{SHDN} control. \boxtimes 8-2 illustrates performance of the device operating in thermal regulation loop during power up by $V_{(IN)}$ with a large output capacitor. The Thermal regulation loop gets disabled internally after the power up sequence when the internal FET's gate gets fully enhanced or when the $t_{(Treg_timeout)}$ of 1.3 sec (typical) time is elapsed.





図 8-2. Thermal Regulation Loop Response During Power Up With 4.7-mF Capacitive Load

8.3.2 Undervoltage Lockout (UVLO)

The TPS16530 device features an accurate \pm 2% adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below $V_{(UVLOF)}$ during input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in \boxtimes 8-3. If the Under-Voltage Lock-Out function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must not be left floating.



 \boxtimes 8-3. UVLO Thresholds Set by R_1 and R_2

8.3.3 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

8.3.3.1 Overload Protection

The TPS16530 device features accurate overload current limiting and fast short circuit protection feature. The device supports a pulse current up to 9A ($2 \times I_{OL}$) for transient loads. $\frac{1}{2}$ 8-1 describes the overload response of TPS16530 device.



表 8-1. Overload Response of TPS16530 Device

Output Current	Overload or Over-Current Response
I _{OUT} < I _{OL}	No action. Device provides current up-to I _{OL} .
	Device provides current up to $2 \times I_{OL}$ for a duration of $t_{CB(dly)}$ and then limits current to I_{OL} for a maximum duration of $t_{CL_ILIM(dly)}$.
2 × I _{OL} ≤ I _{OUT} < 3 × I _{OL}	Device limits current to $2 \times I_{OL}$ for a maximum duration of $t_{CB(dly)}$ and then limits current to I_{OL} for a maximum duration of $t_{CL_ILIM(dly)}$.
3 × I _{OL} ≤ I _{OUT}	Device provides fast trip protection or short circuit protection and turns off the internal FET. See the Short Circuit Protection section.

The power dissipation across the device during this operation will be $[(V_{IN} - V_{OUT}) \times I_{OL}]$ for $I_{OUT} < 2 \times I_{OL}$ or $[(V_{IN} - V_{OUT}) \times 2 \times I_{OL}]$ for $2 \times I_{OL} < I_{OUT} < 3 \times I_{OL}$ and this could heat up the device and eventually enter into thermal shutdown.

For current limit of I_{OL} , the maximum duration for current limiting is $t_{CL_ILIM(dly)}$, 162 msec (typical). For current limit of 2 × I_{OL} the maximum duration for current limiting is $t_{CB(dlv)}$, 25 msec (typical) .

If the thermal shutdown occurs before this time the internal FET turns OFF and the device operates either in auto-retry or latch off mode based on MODE pin configuration in $\frac{1}{8}$ 8-2. Set the current limit using $\frac{1}{8}$ 4.

$$I_{OL} = \frac{18}{R_{(ILIM)}} \tag{4}$$

where

- · I(OL) is the overload current limit in Ampere
- R̂_(ILIM) is the current limit resistor in kΩ

During the overload current limiting, if the overload condition exists for more than $t_{\text{CL_ILIM_FLT(dly)}}$, 1.3 msec (typical), the FLT asserts to warn of impending turnoff of the internal FETs due to the subsequent thermal shutdown event or due to $t_{\text{CL_ILIM(dly)}}$ timer expiry. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. \boxtimes 8-4 shows the device behavior in case of overload event. The device provides a pulse current of 7 A for a duration of 25 ms and then turns off the internal FET due to thermal shutdown before the expiry of $t_{\text{CL_ILIM(dlv)}}$.

The 2 × $I_{(OL)}$ pulse current support is activated only after PGOOD goes high. If PGOOD is in low state such as during start-up operation or during auto-retry cycles, the 2 × $I_{(OL)}$ pulse current support is not activated and the device limits the current at $I_{(OL)}$ level.




図 8-4. Pulse Current Support

The TPS16530 device feature ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

8.3.3.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn OFF $t_{FASTTRIP(dly)} = 1 \mu s$ (typical) with $t_{(SCP)} = 45$ A of the internal FET during an output short circuit event. The fast-trip threshold is internally set to $t_{(FASTTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $t_{(OL)}$. Then the device functions similar to the overload condition. 28 8-5 illustrates output hot-short performance of the device.






図 8-5. Output Hot-Short Response

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This performance is achieved by controlling the turn OFF time of the internal FET based on the overcurrent level, $I_{(FASTTRIP)}$, through the device. The higher the overcurrent, the faster the turn OFF time, $I_{FASTTRIP(dly)}$. At Overload current level in the range of $I_{FASTTRIP} < I_{OUT} < I_{SCP}$, the fast-trip comparator response is 3.2 μ s (typical).

8.3.3.2.1 Start-Up With Short-Circuit On Output

When the device is started with short-circuit on the output, the current begins to limit at $I_{(OL)}$. Due to high power dissipation of VIN × $I_{(OL)}$ within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at $T_{(J_REG)}$, 145°C (typical) for a duration off $t_{(Treg_timeout)}$, 1.25 sec (typical). Subsequent operation of the device depends on the MODE configuration (Auto-Retry or latch OFF) setting as per $\frac{1}{8}$ 8-2. FLT gets asserted after $t_{(Treg_timeout)}$ and remains asserted till the output short-circuit is removed. $\boxed{2}$ 8-6 illustrates the behavior of the device in this condition.




図 8-6. Start-Up With Short on Output

8.3.4 Current Monitoring Output (IMON)

The TPS16530 device features an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor $R_{(IMON)}$ from IMON terminal to GND terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage $(V_{(IMON)max})$ for monitoring the current is limited to 4 V. This limit puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by \pm 5.

$$V(IMON) = [I(OUT) \times GAIN(IMON)] \times R(IMON)$$
(5)

Where,

- GAIN_(IMON) is the gain factor $I_{(IMON)}$: $I_{(OUT)} = 27.9 \mu A/A$ (typical)
- I_(OUT) is the load current

See 🗵 6-5 for IMON gain versus load current (0.01 to 4.5 A) and 🗵 6-6 for IMON Offset versus Temperature plots. Figure 6-6 illustrates IMON performance.




図 8-7. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

8.3.5 FAULT Response (FLT)

The FLT open-drain output asserts (active low) under the faults events such as undervoltage, overload, current limiting, ILIM pin short and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions without the need for an external circuitry. FLT can be left open or connected to GND when not used.

8.3.6 Power Good Output (PGOOD)

The devices feature an open drain Power good (PGOOD) indicator output. PGOOD can be used for enable and disable control of the downstream loads like DC/DC converters. PGOOD goes high when the internal FET's gate is enhanced. It goes low when the internal FET turns OFF during a fault event or when \overline{SHDN} is pulled low or when \overline{EN} is pulled high. There is a deglitch of 11.5 msec (typical), t_{PGOODE} , on falling edge. PGOOD is a rated for 58 V and can be pulled to IN or OUT through a resistor.

8.3.7 IN, P_IN, OUT and GND Pins

Connect a minimum of 0.1-µF capacitor across IN and GND. Connect P_IN and IN together. Do not leave any of the IN and OUT pins unconnected.

8.3.8 Thermal Shutdown

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET if the junction temperature exceeds $T_{(TSD)}$, 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as shown in $\frac{1}{8}$ 8-2, the device either latches off or commences an auto-retry cycle of 648 msec (typical), $t_{(TSD_retry)}$ after $T_J < [T_{(TSD)} - 11^{\circ}C]$. During the thermal shutdown, the fault pin \overline{FLT} pulls low to indicate a fault condition.

8.3.9 Low Current Shutdown Control (SHDN)

The internal and the external FET and hence the load current can be switched off by pulling the \overline{SHDN} pin below a 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21 μ A (typical) in shutdown state. To assert \overline{SHDN} low, the pull down must have sinking capability of at least 10 μ A. To enable the device, \overline{SHDN} must be pulled up to at least 2 V. Once the device is enabled, the internal FET turns on with dVdT mode.



8.3.10 Enable Input (EN)

The \overline{EN} pin can be used to turn-on or turn-off the internal FET. \overline{EN} can be used with a 1.8-V Digital IO of FPGA or MCU. For rising and falling thresholds of \overline{EN} pin. See $V_{\overline{ENR}}$ and $V_{\overline{ENF}}$ in *Electrical Characteristics*. After the \overline{EN} is made low, the output ramps with slew rate configured by dVdT pin.

 $\overline{\text{EN}}$ pin does not reset the latch in latch mode (MODE = Open) and making $\overline{\text{EN}}$ pin high asserts the $\overline{\text{FLT}}$ pin. See the *Parameter Measurement Information* for the behavior of $\overline{\text{FLT}}$ with $\overline{\text{EN}}$ pin.

8.4 Device Functional Modes

The TPS16530 device respond differently to overload with MODE pin configurations. 表 8-2 lists the operational differences.

表 8-2. Device Operational Differences Under Different MODE Configurations

MODE Pin Configuration	Current Limiting, Over Current Fault and Thermal Shutdown Operation				
Open	Active Current limiting for a maximum duration of $t_{\text{CL_ILIM}(dly)}$. There after Latches OFF. Latch reset by toggling SHDN or UVLO low to high or power cycling IN.				
Shorted to GND	Active Current limiting for a maximum duration of $t_{\text{CL_ILIM}(dly)}$. There after auto-retries after a delay of $t_{\text{(TSD_retry)}}$.				

Product Folder Links: TPS1653

Copyright © 2021 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS16530 is a 58-V eFuse, typically used for Hot-Swap and Power rail protection applications. The device operates from 4.5 V to 58 V with programmable current limit, undervoltage protections. The device aids in controlling in-rush current and provides current limiting for systems such as telecom radios and industrial printers. The device also provides robust protection for multiple faults on the system rail.

The Detailed Design Procedure section can be used to select component values for the device.

9.2 Typical Application




図 9-1. 20 V-50 V, 1-A eFuse Protection Circuit for Telecom Radios

9.2.1 Design Requirements

表 9-1 shows the Design Requirements for TPS16530.

表 9-1. Design Requirements

	DESIGN PARAMETER	EXAMPLE VALUE
V _(IN)	Input voltage range	20 V–50 V
V _(UV)	Undervoltage lockout set point	18 V
I _(LIM)	Overload Current limit	1 A
C _{OUT}	Output capacitor	100 μF
I _(INRUSH)	Inrush Current limit	300 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Programming the Current-Limit Threshold R_(ILIM) Selection

The $R_{(ILIM)}$ resistor at the ILIM pin sets the overload current limit, which can be set using \pm 6.

$$R_{(ILIM)} = \frac{18}{I_{OL}} = 18k\Omega \tag{6}$$

where



I_{LIM} = 1 A

Choose the closest standard 1% resistor value: $R_{(ILIM)} = 18 \text{ k}\Omega$

9.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The Undervoltage Lockout (UVLO) trip point are adjusted using an external voltage divider network of R_1 and R_2 connected between IN, UVLO, and GND pins of the device. The values required for setting the undervoltage are calculated by solving $V_{(UVLOR)} = R_2 / (R_1 + R_2) \times V_{(UV-IN)}$.

For minimizing the input current drawn from the power supply, $\{I_{(R12)} = V_{(IN)} / (R_1 + R_2)\}$, TI recommends to use higher value resistance for R_1 and R_2 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, $I(R_{12})$ must be chosen to be 20 times greater than the leakage current of UVLO pin.

Choose the closest standard 1% resistor values: R_1 = 887 k Ω , R_2 = 63.4 k Ω .

9.2.2.3 Setting Output Voltage Ramp Time (t_{dVdT})

Use $\not \equiv 1$ and $\not \equiv 2$ to calculate required $C_{(dVdT)}$ for achieving an inrush current of 300 mA. $C_{(dVdT)}$ = 22 nF. \boxtimes 9-2 and \boxtimes 9-3 illustrate the inrush current limiting performance during 50-V hot-plug in condition.


9.2.2.3.1 Support Component Selections R_{PGOOD} and $C_{(IN)}$

The R_{PGOOD} serves as pull-up for the open-drain output. The current sink by this pin must not exceed 10 mA (see the *Absolute Maximum Ratings* table). TI recommends typical resistance value in the range of 10 k Ω to 100 k Ω for R_{PGOOD} . \boxtimes 9-6 illustrates the power up performance of the system. The C_{IN} is a local bypass capacitor to suppress noise at the input. TI recommends a minimum of 0.1 μ F for $C_{(IN)}$.

Copyright © 2021 Texas Instruments Incorporated



9.2.3 Application Curves





9.3 System Examples

9.3.1 48-V Power Amplifier Protection for Telecom Radios

With the TPS16530, a simple 48-V power supply path protection can be realized for telecom radios. \boxtimes 9-8 shows the simplified schematic for this. For start-up with negative gate voltage drive at GaN FETs, TI recommends to use appropriate resistors for biasing the gate of GaN FETs to keep $V_{OUT} > -0.2$ V and $I_{OUT} < 70$ μ A from TPS16530.




図 9-8. TPS16530 Configured for 48-V Power Amplifier Protection

Protection features with this configuration include:

- · Accurate current limiting with pulse current support
- Inrush current control with 24-V/500-µs output voltage slew rate

10 Power Supply Recommendations

The TPS16530 eFuse is designed for the supply voltage range of 4.5 V \leq V_{IN} \leq 58 V. If the input supply is located more than a few inches from the device, TI recommends an input ceramic bypass capacitor higher than 0.1 μ F. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short circuit conditions.

10.1 Transient Protection

In case of short circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Use of a Schottky diode across the output and GND to absorb negative spikes
- A low value ceramic capacitor (C_(IN) to approximately 0.1 μF) to absorb the energy and dampen the transients

The approximate value of input capacitance can be estimated with ± 7 .


$$V_{\text{spike}(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(7)

where

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current
- L_(IN) equals the effective inductance seen looking into the source
- C_(IN) is the capacitance present at the input

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications, TI recommends to place at least 1 μ F of input capacitor.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in \boxtimes 10-1.



^{*} Optional components needed for suppression of transients

図 10-1. Circuit Implementation with Optional Protection Components for TPS16530



11 Layout

11.1 Layout Guidelines

- For all the applications, a 0.1 μF or higher value ceramic decoupling capacitor is recommended between IN terminal and GND.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. See ☑ 11-1 and ☑ 11-2 for a typical PCB layout example.
- Locate all the TPS16530 device support components R_(ILIM), C_(dVdT), R_(IMON), UVLO resistors close to the device pin. Connect the other end of the component to the GND with shortest trace length.
- The trace routing for the R_(ILIM) component to the device must be as short as possible to reduce parasitic
 effects on the current limit accuracy. These traces must not have any coupling to switching signals on the
 board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
 device they are intended to protect and routed with short traces to reduce inductance. For example, a
 protection Schottky diode is recommended to address negative transients due to switching of inductive loads,
 and it must be physically close to the OUT and GND pins.
- Thermal Considerations: When properly mounted, the PowerPAD package provides significantly greater cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board GND plane directly under the device. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher current applications.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



11.2 Layout Example

- Top Layer
- Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




図 11-1. PCB Layout Example With QFN Package With a 2-Layer PCB






図 11-2. Typical PCB Layout Example With HTSSOP Package With a 2-Layer PCB



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

TPS1653 Design Calculator

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

12.4 Trademarks

PowerPAD™ is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 7-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS16530PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS16530	Samples
TPS16530RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 16530	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com 7-Apr-2023

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.


 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated