









THS4130, THS4131 JAJSMD3L - APRIL 2000 - REVISED AUGUST 2023

THS413x 高速、低ノイズ、完全差動 I/O アンプ

1 特長

- 高性能
 - 帯域幅: 170MHz (V_{CC} = ±15V、G = 1V/V)
 - スルーレート:51V/μs
 - ゲイン帯域幅積:215MHz
 - 歪み:2V_{PP}、250kHz において -102dBc THD
- 電圧ノイズ
 - 1/f 電圧ノイズ・コーナー:350Hz
 - 入力換算ノイズ:1.25nV/√Hz
- 単一電源動作電圧範囲:5V~30V
- 待機時消費電流 (シャットダウン):860µA (THS4130)
- 温度範囲:-40℃~+85℃
- パッケージ:PowerPAD™ HVSSOP-8、SOIC-8、 VSSOP-8

2 アプリケーション

- シングルエンドから差動への変換
- 差動 ADC ドライバ
- 差動アンチ・エイリアス
- 差動トランスミッターレシーバ
- 出力レベル・シフタ
- 医療用超音波診断

3 概要

THS4130 および THS4131 デバイス (THS413x) は、テ キサス・インスツルメンツの最新の高電圧相補型バイポー ラ・プロセスで製造された完全差動入力 / 出力アンプ・ファ ミリです。


THS413x は、入力から出力への真の完全差動信号路を 使用し、最大 ±15V の広い電源電圧範囲を備えていま す。この設計により、優れた同相モード・ノイズ除去性能 (800kHz で 95dB) と、全高調波歪み性能 (2V_{PP}、 250kHz で -102dBc) を実現しています。電源電圧範囲 が広いため、差動信号の各極性のために個別のアンプを 追加しなくても、高電圧差動信号チェーンのヘッドルーム とダイナミック・レンジを改善できます。

THS413x は -40℃~+85℃の広い温度範囲で動作しま


製品情報

部品番号 (1)	パワー・ダウン・ピン	パッケージ ⁽²⁾
THS4130		D, (SOIC, 8),
THS4131	1 4 1	DGK (VSSOP、8)、 DGN (HVSSOP、8)

- 「製品比較」表を参照してください。
- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



超音波用時間ゲイン制御 DAC リファレンス



全高調波歪と周波数との関係



Table of Contents

1 特長	1	8.3 Feature Description	12
2 アプリケーション		8.4 Device Functional Modes	13
3 概要		9 Application and Implementation	14
4 Revision History		9.1 Application Information	14
5 Device Comparison Table		9.2 Typical Application	
6 Pin Configuration and Functions		9.3 Power Supply Recommendations	
7 Specifications		9.4 Layout	19
7.1 Absolute Maximum Ratings		10 Device and Documentation Support	<mark>22</mark>
7.2 ESD Ratings		10.1 Documentation Support	22
7.3 Recommended Operating Conditions		10.2ドキュメントの更新通知を受け取る方法	22
7.4 Thermal Information		10.3 サポート・リソース	
7.5 Electrical Characteristics		10.4 Trademarks	
7.6 Typical Characteristics		10.5 静電気放電に関する注意事項	
8 Detailed Description		10.6 用語集	
8.1 Overview		11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	22

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision K (August 2022) to Revision L (August 2023)	Page
•	Changed MSOP and MSOP-PowerPad to VSSOP and HVSSOP in Thermal Information table	4
•	Changed thermal specifications for DGN package in <i>Thermal Information</i> table	4
•		e table s-free
•	Changed input current noise typical from 1.3 pA/√Hz to 1.7 pA/√Hz for DGN package	5
•	Changed common-mode input offset voltage maximum from 3.5 mV to 5.5 mV for DGN package	5
•	Changed maximum input bias current from 6 µA to 15.4 µA for DGN package	5
•	Changed single input resistance parameter into seperate common-mode and differential input resistance parameters for DGN package	5
•	Changed Typical Characteristics: THS413xD, THS413xDGK title to Typical Characteristics and deleted	1
	obsolete Typical Characteristics: THS413xDGN section; all plots now in one section	7
С	hanges from Revision J (March 2022) to Revision K (August 2022)	Page
•	Updated thermal specifications for DGK package in Thermal Information table	4
•	Changed title of Electrical Characteristics: THS413xD to Electrical Characteristics: THS413xD, THS41	3xDGK 5
•	Changed title of Typical Characteristics: THS413xD to Typical Characteristics: THS413xD, THS413xD	GΚ <mark>7</mark>



5 Device Comparison Table

T _A	D (SOIC, 8)	DGK (VSSOP, 8)	DGN (HVSSOP, 8)
0°C to +70°C	THS4130CD	THS4130CDGK	THS4130CDGN
0 0 10 +70 0	THS4131CD	THS4131CDGK	THS4131CDGN
–40°C to +85°C	THS4130ID	THS4130IDGK	THS4130IDGN
	THS4131ID	THS4131IDGK	THS4131IDGN

6 Pin Configuration and Functions




図 6-1. D Package, 8-Pin SOIC, DGK Package, 8-pin VSSOP, DGN Package, 8-Pin HVSSOP THS4130 (Top View)




図 6-2. D Package, 8-Pin SOIC, DGK Package, 8-pin VSSOP, DGN Package, 8-Pin HVSSOP THS4131 (Top View)

表 6-1. Pin Functions

PIN					
NAME	N	0.	TYPE ⁽¹⁾	DESCRIPTION	
INAIVIE	THS4130 THS4131				
NC	_	7	_	No connect	
PD	7	_	I	Active low power-down pin	
V _{CC+}	3 3		I/O	Positive supply voltage pin	
V _{CC} -	6	6	I/O	/O Negative supply voltage pin	
V _{IN} _	1	1	I	Negative input pin	
V _{OCM}	2	2	I	Common mode input pin	
V _{OUT+}	4	4	0	Positive output pin	
V _{OUT}	5	5	0	Negative output pin	
V _{IN+}	8	8	I	Positive input pin	
Thermal Pad Pad Pad Pad		_	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect the thermal pad to a large copper plane. This pad is electrically isolated from the die so the pad can be connected to any pin on the package.		

(1) I = input, O = output.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VI	Input voltage	put voltage		+V _{CC}	V
V _{CC} - to V _{CC} +	Supply voltage	Supply voltage		33	V
	Supply turn on and turn off dV/dT ⁽²⁾	Supply turn on and turn off dV/dT ⁽²⁾		1.7	V/µs
I _O	Output current ⁽³⁾			150	mA
V _{ID}	Differential input voltage	Differential input voltage		1.5	V
I _{IN}	Continuous input current	Continuous input current		10	mA
_	Junction temperature			150	°C
TJ	Junction temperature, continuous operation, long-term	reliability ⁽⁴⁾		125	°C
т.	Ambient temperature	C-suffix	0	70	°C
TA	Ambient temperature	I-suffix	-40	85	°C
T _{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Stay below this specification to make sure that the edge-triggered ESD absorption devices across the supply pins remain off.
- (3) Some of the THS413x packages incorporate a thermal pad on the underside of the chip. This thermal pad acts as a heat sink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about using the PowerPAD integrated circuit package.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation greater than this temperature can result in reduced reliability, reduced lifetime of the device, or both.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD)	Liectrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	,

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{CC} Supply voltage		Dual supply	±2.5	±15	
	Supply Voltage	Single supply	5	30	V
T _A Operating free-air temperature	C-suffix device	0	70	°C	
	Operating nee-all temperature	I-suffix device	-40	85	C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		DGK (VSSOP)	DGN (HVSSOP)	UNIT
		8 PINS	8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	126.3	147.3	57.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	67.3	37.9	76.3	°C/W
R _{0JB}	Junction-to-board thermal resistance	69.8	83.2	30.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.5	0.9	4.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	69.0	81.6	29.9	°C/W

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLOS318



THERMAL METRIC ⁽¹⁾					
		D (SOIC)	DGK (VSSOP)	DGK (VSSOP) DGN (HVSSOP)	
			8 PINS	8 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	14.3	°C/W

⁽¹⁾ For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω , R_L = 800 Ω , and T_A = +25°C (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP MA	١X	UNIT
DYNAMI	C PERFORMANCE						
		V _I = 63 mV _{PP} , gain = 1,	V _{CC} = 5 V		165		
		$R_F = 390 \Omega$, single-ended	V _{CC} = ±5 V		166		MHz
SSBW Small-signal band SR Slew rate ⁽²⁾ t _s Settling time DISTORTION PERFORMAN	Small signal handwidth (2 dB)	input, differential output	V _{CC} = ±15 V		170		
SSDW	Small-signal bandwidth (–3 dB)	V _I = 63 mV _{PP} , gain = 2,	V _{CC} = 5 V		97		
		$R_F = 750 \Omega$, single-ended	V _{CC} = ±5 V		98		
		input, differential output	V _{CC} = ±15 V		100		
SR	Slew rate ⁽²⁾				67		V/µs
+	Sattling time	To 0.1%	Step voltage = 2 V, gain = 1		39		ns
ı _s Settiing time	To 0.01%	Step voltage = 2 V, gain = 1		61		115	
DISTOR	TION PERFORMANCE						
TUD		$V_{CC} = 5 \text{ V}, V_{O} = 2 \text{ V}_{PP},$	f = 250 kHz		-101		
		differential input/output	f = 1 MHz		-87		
		V _{CC} = ±5 V, V _O = 2 V _{PP} , differential input/output	f = 250 kHz		-100		dBc
	Total harmonic distortion		f = 1 MHz		-87		
		V _{CC} = ±15 V, V _O = 2 V _{PP} , differential input/output	f = 250 kHz		-102		
טווו			f = 1 MHz		-88		
		V _{CC} = ±5 V, V _O = 4 V _{PP} , differential input/output	f = 250 kHz		-94		
			f = 1 MHz		– 79		
		V _{CC} = ±15 V, V _O = 4 V _{PP} , differential input/output	f = 250 kHz		-95		
			f = 1 MHz		-80		
		., ., ., ., ., ., ., ., ., ., ., ., ., .	V _{CC} = ±2.5		103		
		V _O = 2 V _{PP} , f = 250 kHz, differential input/output	V _{CC} = ±5		106		
SFDR	Spurious-free dynamic range		V _{CC} = ±15		108		dBc
		$V_O = 4 V_{PP}$, f = 250 kHz,	V _{CC} = ±5		98		
		differential input/output	V _{CC} = ±15		100		
IMD3	Third intermodulation distortion	$V_{I(PP)} = 4 \text{ V, } F_1 = 3 \text{ MHz, } F_2$			-53		dBc
OIP3	Third-order intercept	$V_{I(PP)} = 4 \text{ V, } F_1 = 3 \text{ MHz, } F_2$	2 = 3.5 MHz		41.5		dB
NOISE P	PERFORMANCE						
V_n	Input voltage noise	f = 10 kHz			1.25		nV/√Hz
l _n	Input current noise	f = 10 kHz			1.7		pA/√Hz
DC PER	FORMANCE						
Δ	Open-loop gain	T _A = 25°C		71	78		dB
A _{OL}	Open-100p gailt	T _A = full range		69			ub
Voc	Input offset voltage	T _A = 25°C			±0.2	2	mV
Vos	input onset voitage	T _A = full range ⁽¹⁾				3	1117



7.5 Electrical Characteristics (続き)

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω , R_L = 800 Ω , and T_A = +25°C (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
	Common-mode input offset voltage	Referred to V _{OCM}			0.2	5.5	mV
	Input offset voltage drift	T _A = full range ⁽¹⁾	A = full range ⁽¹⁾		2		μV/°C
I _{IB}	Input bias current	T _A = full range ⁽¹⁾			5	15.4	μΑ
Ios	Input offset current	T _A = full range ⁽¹⁾			100	500	nA
	Input offset current drift				1		nA/°C
INPUT C	HARACTERISTICS			'			
CMRR	Common-mode rejection ratio	T _A = full range ⁽¹⁾		80	95		dB
V _{ICM}	Common-mode input voltage			-3.77 to 4.3	-4 to 4.5		V
R _{I_CM}	Common-mode input resistance	Measured into each input	pin		215		ΜΩ
R _{I_DIFF}	Differential input resistance	Measured into each input	pin		10		kΩ
C _{I_CM}	Common-mode input capacitance	Measured into each input	pin, closed loop		1.4		pF
C _{I_DIFF}	Differential input capacitance	Measured into each input	pin, closed loop		2.5		
OUTPUT	CHARACTERISTICS					1	
R _O	Output resistance	Open loop			41		Ω
		V_{CC} = 5 V, R_L = 1 k Ω	T _A = 25°C	1.2 to 3.8	0.9 to 4.1		
			T _A = full range ⁽¹⁾	1.3 to 3.7	±4		
	Output voltage ewing	V_{CC} = ±5 V, R_L = 1 k Ω	T _A = 25°C	±3.7			V
	Output voltage swing		T _A = full range ⁽¹⁾	±3.6			V
		V_{CC} = ±15 V, R_L = 1 k Ω	T _A = 25°C	±11.5	±12.4		
			T _A = full range ⁽¹⁾	±11.2			
		$V_{CC} = 5 \text{ V}, R_{L} = 7 \Omega$	T _A = 25°C	25	45		
		V _{CC} = 5 V, R _L = 7 \(\Omega\)	T _A = full range	20			
I.	Output current	$V_{CC} = \pm 5 \text{ V}, R_L = 7 \Omega$	T _A = 25°C	30	55		mA
I _O	Output current	VCC - 13 V, IVL - 7 22	$T_A = \text{full range}^{(1)}$	28			ША
		$V_{CC} = \pm 15 \text{ V}, R_{L} = 7 \Omega$	T _A = 25°C	65	85		
		VCC - ±13 V, IVL - 1 22	$T_A = \text{full range}^{(1)}$	60			
POWER	SUPPLY						
		V _{CC} = ±5 V	T _A = 25°C		10.4	15	
I_{CC}	Quiescent current	ACC - 72 A	T _A = full range ⁽¹⁾			16	mA
		V _{CC} = ±15 V	T _A = 25°C		13		
laa:e=:	Quiescent current (shutdown)	PD = -5 V	T _A = 25°C		0.86	1.4	mΛ
I _{CC(SD)}	(THS4130 only)	D = -3 v	T _A = full range ⁽¹⁾			1.5	mA
PSRR	Power-supply rejection ratio		T _A = +25°C	73	98		40
I JINK	(dc)		T _A = full range ⁽¹⁾	70			dB


⁽¹⁾ The full range temperature is 0°C to +70°C for the C-suffix device, and -40°C to +85°C for the I-suffix device.

English Data Sheet: SLOS318


⁽²⁾ Slew rate is measured from an output level range of 25% to 75%.




7.6 Typical Characteristics



















at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω , gain = +1 V/V, differential input, differential output, and R_L = 800 Ω (unless otherwise noted)




English Data Sheet: SLOS318

8 Detailed Description

8.1 Overview

The THS413x devices are fully differential amplifiers (FDAs). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, see the *Fully Differential Amplifiers* application note.

8.2 Functional Block Diagram



8.3 Feature Description

☑ 8-1 and ☑ 8-2 depict the differences between the operation of the THS413x in two different modes. FDAs can work with either differential or single-ended inputs.




図 8-1. Amplifying Differential Input Signals




図 8-2. Amplifying Single-ended Input Signals



8.4 Device Functional Modes

8.4.1 Power-Down Mode

Power-down mode is used when power saving is required. The THS4130 power-down (\overline{PD}) pin is an active low input. If left unconnected, an internal 250-k Ω resistor to V_{CC^+} keeps the device turned on. The threshold voltage for the power-down function is approximately 1.4 V greater than V_{CC^-} . Therefore, if the \overline{PD} pin is 1.4 V greater than V_{CC^-} , then the device is active. If the \overline{PD} pin is less than 1.4 V greater than V_{CC^-} , then the device is off. Pull the pin to V_{CC^-} to turn the device off. \boxtimes 8-3 shows the simplified version of the power-down circuit. While in power-down mode, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M Ω in power-down mode.




図 8-3. Simplified Power-Down Circuit

Similar to an op amp in an inverting configuration, the output impedance of an FDA is determined by the feedback network configuration. In addition, the THS4130 has an internal 10-k Ω resistor at each output that is tied to the V_{CM} error amplifier (see $\forall 2 \neq 3 \geq 8.2$). The differential output impedance is equal to [(2 × R_F + 2 × R_G) || 20 k Ω]. \boxtimes 8-4 shows the closed=loop output impedance of the THS4130 when in power-down.




図 8-4. Output Impedance (in Power-Down) vs Frequency

9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the THS413x. A voltage applied to the VOCM pin from a low-impedance source can be used to directly set the output common-mode voltage. If left floating, then the VOCM pin defaults to the mid-rail voltage, defined as:

$$\frac{(V_{CC+}) + (V_{CC-})}{2} \tag{1}$$

To minimize common-mode noise, connect a 0.1-µF bypass capacitor to the VOCM pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. This current is supplied by the output stage of the amplifier; therefore, additional power dissipation is created. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current can be significant in some applications and can dictate the use of the HVSSOP package to effectively control self-heating.

9.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

Output Balance Error =
$$\frac{\left(\frac{V_{OUT} + -V_{OUT} - V_{OUT}}{2}\right)}{V_{OUT} + -V_{OUT} - V_{OUT}}$$
(2)

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, to optimize performance, use 1% tolerance resistors or better. 表 9-1 provides the recommended resistor values to use for a particular gain.

表 9-1. Recommended Resistor Values

GAIN (V/V)	R _G (Ω)	R _F (Ω)
1	390	390
2	374	750
5	402	2010
10	402	4020

9.1.2 Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The THS413x have been internally compensated to maximize bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, place a resistor in series with the output of the amplifier, as shown in \boxtimes 9-1. A minimum value of 20 Ω works well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




図 9-1. Driving a Capacitive Load

9.1.3 Data Converters

Driving data converters are one of the most popular applications for fully-differential amplifiers.

9-2 shows a typical configuration of an FDA attached to a differential analog-to-digital converter (ADC).




図 9-2. Fully-Differential Amplifier Attached to a Differential ADC

FDAs can operate with a single supply. V_{OCM} defaults to the mid-rail voltage, $V_{CC}/2$. The differential output can be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then connect V_{ref} directly to the V_{OCM} of the amplifier using a bypass capacitor to reduce broadband common-mode noise.






図 9-3. Fully-Differential Amplifier Using a Single Supply

9.1.4 Single-Supply Applications

For proper operation, the input common-mode voltage to the input terminal of the amplifier must not exceed the common-mode input voltage range. However, some single-supply applications can require the input voltage to exceed the common-mode input voltage range. In such cases, to bring the common-mode input voltage within the specifications of the amplifier, the circuit configuration of \boxtimes 9-4 is suggested.




図 9-4. Circuit With Improved Common-Mode Input Voltage

式 3 is used to calculate R_{PU}:

$$R_{PU} = \frac{V_P - V_{CC}}{(V_{IN} - V_P)\frac{1}{R_G} + (V_{OUT} - V_P)\frac{1}{R_F}}$$
(3)



9.2 Typical Application




図 9-5. Antialias Filtering

For signal conditioning in ADC applications, make sure to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. This design example shows a method by which the noise can be filtered in the THS413x.

■ 9-5 shows the design example for the THS413x in active low-pass filter topology driving an ADC.

9.2.1 Design Requirements

表 9-2 shows example design parameters and values for the typical application design example in 🗵 9-5.

	2(0 = 1 = 0 0 19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
DESIGN PARAMETERS	VALUE								
Supply voltage	±2.5 V to ±15 V								
Amplifier topology	Voltage feedback								
Output control	DC-coupled with output common-mode control capability								
Filter requirement	500-kHz, multiple-feedback low-pass filter								

表 9-2. Design Parameters

9.2.2 Detailed Design Procedure

☑ 9-5 shows a multiple-feedback (MFB) low-pass filter. The transfer function for this filter circuit is:

$$H_{d}(f) = \left[\frac{K}{-\left[\frac{f}{FSF \times fc}\right]^{2} + \frac{1}{Q}\frac{jf}{FSF \times fc} + 1}\right] \times \left[\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}}\right]$$

$$where K = \frac{R2}{R1}, FSF \times fc = \frac{1}{2\pi\sqrt{2 \times R2R3C1C2}}, and Q = \frac{\sqrt{2 \times R2R3C1C2}}{R3C1 + R2C1 + KR3C1}$$
(4)

K sets the pass-band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

English Data Sheet: SLOS318

$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$
 (5)

where Re is the real part and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

$$FSF \times fc = \frac{1}{2\pi Rc\sqrt{2 \times mn}} \text{ and } Q = \frac{\sqrt{2 \times mn}}{1 + m(1 + K)}$$
 (6)

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

9.2.3 Application Curve




図 9-6. Large-Signal Frequency Response

9.3 Power Supply Recommendations

The THS413x devices are designed to operate on power supplies ranging from ± 2.5 V to ± 15 V (single-ended supplies of 5 V to 30 V). Use a power-supply accuracy of 5% or better. When operated on a board with high-speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The THS413x are connected to power supplies through pin 3 (V_{CC+}) and pin 6 (V_{CC-}). Decouple each supply pin to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane, configure the vias for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, do not power on the THS413x with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.



9.4 Layout

9.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the THS413x devices, follow proper printed-circuit board (PCB) high-frequency design techniques. Following is a general set of guidelines. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating device performance.

- Ground planes—Use a ground plane on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling—use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply pin. Sharing the tantalum among several amplifiers is possible depending on the application; however, always use a 0.1-µF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1-µF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inches between the device power pin and the ceramic capacitors.
- Short trace runs or compact part placements—to optimize high-frequency performance, minimize stray series inductance. The best method is to make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Pay particular attention to the inputs of the amplifier; keep the length as short as possible. This short length helps minimize stray capacitance at the input of the amplifier.

9.4.1.1 PowerPAD™ Integrated Circuit Package Design Considerations

The THS413x is available in a thermally-enhanced DGN package, which is a member of the PowerPAD[™] integrated circuit package family. This package is constructed using a downset leadframe upon which the die is mounted (see \boxtimes 9-7 **a** and \boxtimes 9-7 **b**). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see \boxtimes 9-7 **c**). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.


The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of using a heat sink.

More complete details of the PowerPAD installation process and thermal management techniques can be found in *PowerPAD Thermally-Enhanced Package* application report. This document can be found on the TI website at www.ti.com by searching for the keyword PowerPAD. The document can also be ordered through your local TI sales office; refer to SLMA002 when ordering.

English Data Sheet: SLOS318






Note: The thermal pad (PowerPAD) is electrically isolated from all other pins and can be connected to any potential from V_{CC-} to V_{CC+} . Typically, the thermal pad is connected to the ground plane because this plane tends to physically be the largest and is able to dissipate the most amount of heat.

図 9-7. Views of Thermally-Enhanced DGN Package

9.4.2 Layout Example



☑ 9-8. Representative Schematic for Layout






図 9-9. Layout Recommendations

21



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Design Guide for 2.3 nV/\Hz, Differential, Time Gain Control (TGC) DAC Reference Design for Ultrasound design guide
- Texas Instruments, EVM User's Guide for High-Speed Fully-Differential Amplifier user's guide
- Texas Instruments, Fully Differential Amplifiers application note
- Texas Instruments, Maximizing Signal Chain Distortion Performance Using High Speed Amplifiers application note
- Texas Instruments, PowerPAD Thermally-Enhanced Package application report
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, TI Precision Labs Fully Differential Amplifiers video series

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

10.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLOS318

www.ti.com 13-May-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THS4130CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4130C	
THS4130CDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4130C	
THS4130CDGNR	LIFEBUY	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOB	
THS4130CDGNRG4	LIFEBUY	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOB	
THS4130IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASO	Samples
THS4130IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(4130, AOC)	Samples
THS4130IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41301	Samples
THS4131CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	
THS4131CDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	
THS4131CDGNR	LIFEBUY	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOD	
THS4131CDR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	
THS4131ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	
THS4131IDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	
THS4131IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASP	Samples
THS4131IDGN	LIFEBUY	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOE	
THS4131IDGNG4	LIFEBUY	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOE	
THS4131IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(4131, AOE)	Samples
THS4131IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 13-May-2024

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 22-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4130CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4131CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4131IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 22-Feb-2024




*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4130CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4130IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS4130IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
THS4130IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4130IDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4131CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4131CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4131IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS4131IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
THS4131IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4131IDR	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Feb-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THS4130CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4130CDG4	D	SOIC	8	75	505.46	6.76	3810	4
THS4131CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4131CDG4	D	SOIC	8	75	505.46	6.76	3810	4
THS4131ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4131IDG4	D	SOIC	8	75	505.46	6.76	3810	4



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated