## Analog Engineer's Circuit

## Voltage-to-current (V-I) converter circuit with BJT

## 4if TeXAS Instruments

## Amplifiers

## Design Goals

| Input |  |  | Output |  | Supply |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {iMin }}$ | $\mathrm{V}_{\text {iMax }}$ | $\mathrm{I}_{\text {iMax }}$ | $\mathrm{I}_{\text {oMin }}$ | $\mathrm{I}_{\text {oMax }}$ | $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\text {ee }}$ | $\mathrm{V}_{\text {load }}$ |
| 0 V | 10 V | $200 \mu \mathrm{~A}$ | 0 A | 1 A | 15 V | 0 V | 36 V |

## Design Description

This low-side voltage-to-current (V-I) converter delivers a well-regulated current to a load which can be connected to a voltage greater than the op amp supply voltage. The circuit accepts an input voltage from 0 V to 10 V and converts it to a current from 0 A and 1 A . The current is accurately regulated by feeding back the voltage drop across a low-side current-sense resistor $\left(\mathrm{R}_{5}\right)$ to the op amp.


## Design Notes

1. Resistor divider ( R 1 and R 2 ) is implemented to limit the maximum voltage at the non-inverting input, $\mathrm{V}_{\text {in }}$, and sense resistor, $\mathrm{R}_{5}$, at full-scale.
2. For an op amp that is not rail-to-rail input (RRI), a voltage divider may be needed to reduce the input voltage to be within the common-mode voltage of the op amp.
3. Use low resistance values for $\mathrm{R}_{5}$ to maximize load compliance voltage and reduce the power dissipated at full-scale.
4. Using a high-gain BJT reduces the output current requirement for the op amp.
5. Feedback components $R_{3}, R_{4}$, and $C_{1}$ provide compensation to ensure stability. $R_{3}$ isolates the input capacitance of the bipolar junction transistor (BJT), $\mathrm{R}_{4}$ provides a DC feedback path directly at the currentsetting resistor $\left(R_{5}\right)$, and $C_{1}$ provides a high-frequency feedback path that bypasses the BJT.
6. Use the op amp in a linear operating region. Linear output swing is usually specified under the $A_{O L}$ test conditions in the device data sheet.

## Design Steps

The transfer function of the circuit is:

$$
\mathrm{Io}=\frac{\mathrm{R}_{2}}{\mathrm{R}_{5} \times\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)} \times \mathrm{Vi}
$$

1. Calculate the sense resistor, $R_{5}$. The sense resistor should be sized as small as possible to maximize the load compliance voltage and reduce power dissipation. Set the maximum voltage across the sense resistor to 100 mV . Limiting the voltage drop to 100 mV limits the power dissipated in the sense resistor to 100 mW at full-scale output.

$$
\begin{aligned}
& \text { Let } V_{\text {in- }(\max )}=100 \mathrm{mV} \text { at } \mathrm{I}_{\mathrm{oMax}}=1 \mathrm{~A} \\
& \mathrm{R}_{5}=\frac{\mathrm{V}_{\mathrm{in}-(\max )}}{I_{\mathrm{oMax}}}=\frac{100 \mathrm{mV}}{1 \mathrm{~A}}=100 \mathrm{~m} \Omega
\end{aligned}
$$

2. Select resistors, $R_{1}$ and $R_{2}$, for the voltage divider at the input. At the maximum input voltage, the voltage divider should reduce the input voltage to the op amp, $\mathrm{V}_{\mathrm{in}+(\max )}$, to the maximum voltage across the sense resistor, $R_{5} . R_{1}$ and $R_{2}$ should be chosen such that the maximum input current is not exceeded.

$$
\begin{aligned}
& V_{\text {in- }(\max )}=V_{\text {in }+(\max )}=\mathrm{I}_{\text {iMax }} \times \mathrm{R}_{2}=100 \mathrm{mV} \\
& \mathrm{R}_{2}=\frac{\mathrm{V}_{\text {in }+(\max )}}{\mathrm{I}_{\text {iMax }}}=\frac{100 \mathrm{mV}}{200 \mu \mathrm{~A}}=500 \Omega \sim 499 \Omega \text { (Standard value) } \\
& \mathrm{V}_{\text {in }+(\max )}=\mathrm{V}_{\mathrm{iMax}} \times\left(\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right) \\
& \mathrm{R}_{1}=49.5 \mathrm{k} \Omega \sim 49.3 \mathrm{k} \Omega \text { (Standard value) }
\end{aligned}
$$

3. See the Design References section [3] for the design procedure on how to properly size the compensation components, $\mathrm{R}_{3}, \mathrm{R}_{4}$, and $\mathrm{C}_{1}$.

## Design Simulations

## DC Simulation Results



## AC Simulation Results



## Transient Simulation Results



## www.ti.com

## Design References

1. See Analog Engineer's Circuit Cookbooks for Tl's comprehensive circuit library.
2. SPICE Simulation File: SBOMB58.
3. TI Precision Labs

## Design Featured Op Amp

| TLV9102 |  |
| :---: | :---: |
| $\mathbf{V}_{\mathbf{s s}}$ | $\pm 1.35 \mathrm{~V}$ to $\pm 8 \mathrm{~V}, 2.7 \mathrm{~V}$ to 16 V |
| $\mathbf{V}_{\text {incM }}$ | Rail-to-rail |
| $\mathbf{V}_{\text {out }}$ | Rail-to-rail |
| $\mathbf{V}_{\text {os }}$ | 0.3 mV |
| $\mathbf{I}_{\mathbf{q}}$ | $120 \mu \mathrm{~A}$ |
| $\mathbf{I}_{\mathbf{b}}$ | 10 pA |
| UGBW | 1.1 MHz |
| SR | $4.5 \mathrm{~V} / \mu \mathrm{s}$ |
| \#Channels | $1,2,4$ |
| www.ti.com/product/TLV9102 |  |

## Design Alternate Op Amp

| TLV9152 |  |
| :---: | :---: |
| $\mathbf{V}_{\mathbf{s s}}$ | $\pm 1.35 \mathrm{~V}$ to $\pm 8 \mathrm{~V}, \mathbf{2 . 7 \mathrm { V } \text { to } 1 6 \mathrm { V }}$ |
| $\mathbf{V}_{\text {incm }}$ | Rail-to-rail |
| $\mathbf{V}_{\text {out }}$ | Rail-to-rail |
| $\mathbf{V}_{\text {os }}$ | $125 \mu \mathrm{~V}$ |
| $\mathbf{I}_{\mathbf{q}}$ | $560 \mu \mathrm{~A}$ |
| $\mathbf{I}_{\mathbf{b}}$ | 10 pA |
| UGBW | 4.5 MHz |
| $\mathbf{S R}$ | $20 \mathrm{~V} / \mu \mathrm{s}$ |
| \#Channels | $1,2,4$ |
| www.ti.com/product/TLV9152 |  |

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

