## Functional Safety Information

# **TPS7A54-Q1**

# Functional Safety FIT Rate, FMD and Pin FMA



#### **Table of Contents**

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	

## **Trademarks**

All trademarks are the property of their respective owners.

Overview www.ti.com

#### 1 Overview

This document contains information for the TPS7A54-Q1 (VQFN package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

The TPS7A54-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



## 2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the TPS7A54-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours)
Total component FIT rate	16
Die FIT rate	6
Package FIT rate	10

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

· Mission profile: Motor control from table 11

Power dissipation: 1000 mW
Climate type: World-wide table 8
Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55°C

The reference FIT rate and reference virtual  $T_J$  (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

## 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the TPS7A54-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
VOUT high (following VIN)	15
VOUT not in specification (voltage or timing)	60
VOUT low (no output)	15
PG false trigger (fails to trigger)	5
Short circuit any two pins	5



## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS7A54-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

**Table 4-1. TI Classification of Failure Effects** 

Class	Failure Effects
Α	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the TPS7A54-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TPS7A54-Q1 data sheet.




Figure 4-1. Pin Diagram



#### Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В
NC	2	No effect. Normal operation.	D
FB	3	Output voltage is the input voltage minus the dropout voltage because the error amplifier drives the pass transistor gate to the rail.	В
PG	4	PG always indicates that the output is not at the target level.	В
DNC	5	No effect. Normal operation.	D
NC	6	No effect. Normal operation.	D
NC	7	No effect. Normal operation.	D
GND	8	No effect. Normal operation.	D
NC	9	No effect. Normal operation.	D
NC	10	No effect. Normal operation.	D
NC	11	No effect. Normal operation.	D
BIAS	12	VBIAS does not provide biasing, any benefits associated with using a separate VBIAS are no longer present.	С
NR/SS	13	The internal reference cannot start. The device cannot turn on.	В
EN	14	The device is disabled, resulting in no output voltage.	В
IN	15	There is no power to the device, resulting in no output voltage.	В
IN	16	There is no power to the device, resulting in no output voltage.	В
IN	17	There is no power to the device, resulting in no output voltage.	В
GND	18	No effect. Normal operation.	D
OUT	19	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В
OUT	20	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В



## Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	Device parasitics are increased and transient performance is degraded.	С
NC	2	No effect. Normal operation.	D
FB	3	The error amplifier input is not connected. Output voltage is indeterminate.	В
PG	4	PG functionality is lost.	В
DNC	5	No effect. Normal operation.	D
NC	6	No effect. Normal operation.	D
NC	7	No effect. Normal operation.	D
GND	8	Device biasing has no current path. The device is not operational and does not regulate.	В
NC	9	No effect. Normal operation.	D
NC	10	No effect. Normal operation.	D
NC	11	No effect. Normal operation.	D
BIAS	12	VBIAS does not provide biasing, any benefits associated with using a separate VBIAS are no longer present.	С
NR/SS	13	The device starts up with default timing. Any noise-reduction benefits are lost.	С
EN	14	The enable circuit is in an unknown state. The device can be enabled or disabled.	В
IN	15	Device parasitics are increased and transient performance is degraded.	С
IN	16	Device parasitics are increased and transient performance is degraded.	С
IN	17	Device parasitics are increased and transient performance is degraded.	С
GND	18	The charge pump has no current path. The device regulates but performance is degraded.	С
OUT	19	Device parasitics are increased and transient performance is degraded.	С
OUT	20	Device parasitics are increased and transient performance is degraded.	С



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin					
Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class	
OUT	1	NC (pin 2)	No effect. Normal operation.	D	
NC	2	FB (pin 3)	No effect. Normal operation.	D	
FB	3	PG (pin 4)	PG functionality is lost. The output voltage set by the feedback resistors is incorrect.	В	
PG	4	DNC (pin 5)	The low-dropout regulator (LDO) can possibly not work properly because the PG signal can create errors during LDO start-up.	В	
DNC	5	NC (pin 6)	No effect. Normal operation.	D	
NC	6	NC (pin 7)	No effect. Normal operation.	D	
NC	7	GND (pin 8)	No effect. Normal operation.	D	
GND	8	NC (pin 9)	No effect. Normal operation.	D	
NC	9	NC (pin 10)	No effect. Normal operation.	D	
NC	10	NC (pin 11)	No effect. Normal operation.	D	
NC	11	BIAS (pin 12)	No effect. Normal operation.	D	
BIAS	12	NR/SS (pin 13)	VBIAS can potentially violate the absolute maximum rating on the NR/SS pin and cause damage. If this condition is not met, the internal reference cannot get to the target voltage and the output voltage is incorrect.	А	
NR/SS	13	EN (pin 14)	The output voltage is incorrect.	В	
EN	14	IN (pin 15)	The device is always enabled when the input is powered.	В	
IN	15	IN (pin 16)	No effect. Normal operation.	D	
IN	16	IN (pin 17)	No effect. Normal operation.	D	
IN	17	GND (pin 18)	No power to the device, resulting in no output voltage.	В	
GND	18	OUT (pin 19)	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В	
OUT	19	OUT (pin 20)	No effect. Normal operation.	D	
OUT	20	OUT (pin 1)	No effect. Normal operation.	D	
	-		I .		



#### Table 4-5. Pin FMA for Device Pins Short-Circuited to VIN

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	Regulation is not possible.	В
NC	2	No effect. Normal operation.	D
FB	3	The FB absolute maximum rating (3.6 V max) can be violated, damaging the device. If VIN < 3.6 V and if there is any loading on the device, the output is approximately 0 V. If there is no load on the device, the output is equal to VIN.	Α
PG	4	PG functionality is lost.	В
DNC	5	The LDO can possibly not work properly because the input signal can create errors during LDO start-up.	В
NC	6	No effect. Normal operation.	D
NC	7	No effect. Normal operation.	D
GND	8	No output voltage. System performance depends on the upstream current limiting.	В
NC	9	No effect. Normal operation.	D
NC	10	No effect. Normal operation.	D
NC	11	No effect. Normal operation.	D
BIAS	12	Any benefits of using a separate supply for VBIAS are lost. If VIN is shorted to VBIAS, the supplies can destroy each other.	С
NR/SS	13	The absolute maximum rating for the NR/SS pin can be violated, damaging the pin. If the absolute maximum rating is not violated, the output voltage is equal to the input voltage minus the dropout voltage.	Α
EN	14	The device is always enabled when the input is powered.	В
IN	15	No effect. Normal operation.	D
IN	16	No effect. Normal operation.	D
IN	17	No effect. Normal operation.	D
GND	18	No output voltage. System performance depends on the upstream current limiting.	В
OUT	19	Regulation is not possible.	В
OUT	20	Regulation is not possible.	В

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated