Functional Safety Information

DACx3204-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for the DACx3204-Q1 (RTE package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

The DACx3204-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the DACx3204-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	8
Die FIT rate	2
Package FIT rate	6

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11

Power dissipation: 50 mW

Climate type: World-wide table 8Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J	
5	CMOS, BICMOS Digital, analog, or mixed	60 FIT	70°C	

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the DACx3204-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or over stress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Digital core and interface failure	29
NVM retention loss	10
POR failure	5
Reference failure	5
DAC output failure	51



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the DACx3204-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuit to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
Α	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the DACx3204-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the DACx3204-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• All the pin FMA analysis data is described based on the Figure 1-1.



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
ED2	1	Voltage output mode; OUT3 voltage value is always high	В
FB3	1	Current output mode; no change in functionality or performance of OUT3	D
		Voltage output mode; OUT3 will always be stuck at zero in case OUT3 is configured as open drain pull down	В
OUT3	2	Voltage output mode; device can sustain damage over a period of time in case of OUT3 is configured in push-pull mode	А
		Current output mode; output compliance voltage violation and loss of performance	С
		Voltage output mode; OUT2 will always be stuck at zero in case OUT2 is configured as open drain pull down	В
OUT2	3	Voltage output mode; device can sustain damage over a period of time in case of OUT2 is configured in push-pull mode	А
FB2 GPIO/SDO SCL/SYNC A0/SDI		Current output mode; output compliance voltage violation and loss of performance	С
ED0	4	Voltage output mode; OUT2 voltage value is always high	В
FB2	4	Current output mode; no change in functionality or performance of OUT2	D
GPIO/SDO	5	Loss of GPIO functionality and read back data will be corrupted	
SCL/SYNC	6	Loss of communication with the device	В
A0/SDI	7	Loss of communication with the device	В
SDA/SCLK	8	Loss of communication with the device	
FB1	9	Voltage output mode; OUT1 voltage value is always high	В
LDI	9	Current output mode; no change in functionality or performance of OUT1	D
OUT1		Voltage output mode; OUT1 will always be stuck at zero in case OUT1 is configured as open drain pull down	В
	10	Voltage output mode; device can sustain damage over a period of time in case of OUT1 is configured in push-pull mode	А
		Current output mode; output compliance voltage violation and loss of performance	С
	11	Voltage output mode; OUT0 will always be stuck at zero in case OUT0 is configured as open drain pull down	В
OUT0		Voltage output mode; device can sustain damage over a period of time in case of OUT0 is configured in push-pull mode	А
		Current output mode; output compliance voltage violation and loss of performance	С
FB0	12	Voltage output mode; OUT0 voltage value is always high	В
FDU	12	Current output mode; no change in functionality or performance of OUT0	D
CAP	13	Loss of functionality; device enters short circuit protection, power consumption increases	В
AGND	14	No change in functionality or performance	D
VDD	15	Complete loss of functionality; no device damage	В
VREF	16	Loss of core DAC functionality	В



Table 4-3 Pin FMA for Device Pins Open-Circuited

Pin Name Pin No.		. Description of Potential Failure Effects	
ED2	1	Voltage output mode; OUT3 voltage will be an incorrect value	В
FB3 1		Current output mode; no change in functionality or performance of OUT3	D
OUT3	2	OUT3 output value is not available	В
OUT2	3	OUT2 output value is not available	В
ED2	4	Voltage output mode; OUT2 voltage will be an incorrect value	В
FB2	4	Current output mode; no change in functionality or performance of OUT2	D
GPIO/SDO	5	Loss of GPIO functionality and read back data is not available	В
SCL/SYNC	6	Loss of communication with the device	В
A0/SDI	7	Loss of communication with the device	В
SDA/SCLK	8	Loss of communication with the device	В
ED4		Voltage output mode; OUT1 voltage will be an incorrect value	В
FB1 9	Current output mode; no change in functionality or performance of OUT1	D	
OUT1	10	OUT1 output value is not available	В
OUT0	11	OUT0 output value is not available	В
EDO	12	Voltage output mode; OUT0 voltage will be incorrect value	В
FB0		Current output mode; no change in functionality or performance of OUT0	D
CAP	CAP Open; circuited pin can cause damage to the low-voltage digital core and NVM supplied by the internal LDO		А
AGND	14	Complete loss of functionality; no device damage	
VDD	15	Complete loss of functionality; no device damage	
		External reference mode; loss of core DAC functionality	В
VREF	16	Internal reference mode; no change in functionality or performance	D
		VDD as reference mode; no change in functionality or performance	D



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	for Device Pins Short-Circuited to Adjacent Pin Description of Potential Failure Effects	Failure Effect Class
		VREF	Short to corner pin is not expected	D
FB3	1	OUT3	Voltage output mode; this is an intended connection	D
		OUT3	Current output mode; no change in functionality or performance of OUT3	D
		FB3	Voltage output mode; this is an intended connection	D
OUT3	2	FB3	Current output mode; no change in functionality or performance of OUT3	D
		OUT2	Device can sustain damage over a period of time	Α
		OUT3migh	Device can sustain damage over a period of time	Α
OUT2	3	FB2	Voltage output mode; this is an intended connection	D
		FB2	Current output mode; no change in functionality or performance of OUT2	D
		OUT2	Voltage output mode; this is an intended connection	D
FB2	4	OUT2	Current output mode; no change in functionality or performance of OUT2	D
		GPIO/SDO	Short to corner pin is not expected	D
GPIO/SDO 5 SCL/SYNC 6 A0/SDI 7 SDA/SCLK 8	_	FB2	Short to corner pin is not expected	D
GPIO/SDO	5	SCL/SYNC	Loss of communication, GPI, and SDO functionality	В
COL/OVAIO		GPIO/SDO	Loss of communication, GPI, and SDO functionality	В
SCL/SYNC	6	A0/SDI	Loss of communication with the device	В
40/CDI	7	SCL/SYNC	Loss of communication with the device	В
AU/SDI	/	SDA/SCLK	Loss of communication with the device	В
CDA/CCLK	0	A0/SDI	Loss of communication with the device	В
SDA/SCLK	8	FB1	Short to corner pin is not expected	D
		SDA/SCLK	Short to corner pin is not expected	D
FB1	9	OUT0	Voltage output mode; this is an intended connection	D
FDI		OUT0	Current output mode; no change in functionality or performance of OUT1	D
	10	FB1	Voltage output mode; this is an intended connection	D
OUT1		FB1	Current output mode; no change in functionality or performance of OUT1	D
OUT1		OUT0	Device can sustain damage over a period of time	Α
		OUT1	Device can sustain damage over a period of time	Α
OUT0	11	FB0	Voltage output mode; this is an intended connection	D
		FB0	Current output mode; no change in functionality or performance of OUT0	D
		OUT0	Voltage output mode; this is an intended connection	D
FB0	12	OUT0	Current output mode; no change in functionality or performance of OUT0	D
		CAP	Short to corner pin is not expected	D
CAP	12	FB0	Short to corner pin is not expected	D
CAP	13	AGND	Device enters short circuit protection; power consumption increases	В
AGND	14	CAP	Device enters short circuit protection; power consumption increases	В
AGND	14	VDD	Complete loss of functionality; no device damage	В
		AGND	Complete loss of functionality; no device damage	В
VDD	15	VREF	External reference mode; loss of core DAC functionality	В
VDD	10	VREF	Internal reference mode; loss of core DAC functionality	В
		VREF	VDD as reference mode; no change in functionality or performance	D
		VDD	External reference mode; loss of core DAC functionality	В
VREF	16	VDD	Internal reference mode; loss of core DAC functionality	В
VINEE	10	VDD	VDD as reference mode; no change in functionality or performance	D
		FB3	Short to corner pin is not expected	D



Table 4-5. Pin FMA for Device Pins Short-Circuited to VDD

Pin Name	n Name Pin No. Description of Potential Failure Effects		Failure Effect Class
ED2	1	Voltage output mode; OUT3 voltage value is always low	В
FB3 1		Current output mode; no change in functionality or performance of OUT3	D
OUT2		Voltage output mode - device can sustain damage over a period of time	Α
OUT3 2		Current output mode; output compliance voltage violation and loss of performance	С
OUT2	3	Voltage output mode; device can sustain damage over a period of time	С
0012	3	Current output mode; output compliance voltage violation and loss of performance	Α
FB2	4	Voltage output mode; OUT2 voltage value is always low	\B
FD2	4	Current output mode; no change in functionality or performance of OUT2	D
GPIO/SDO	5	Loss of GPIO functionality and read back data will be corrupted	В
SCL/SYNC	6	Loss of communication with the device	В
A0/SDI	7	Loss of communication with the device	В
SDA/SCLK	8	Loss of communication with the device	В
ED4	_	Voltage output mode; OUT1 voltage value is always low	В
FB1	9	Current output mode; no change in functionality or performance of OUT1	D
OUT4	40	Voltage output mode; device can sustain damage over a period of time	Α
OUT1 10		Current output mode; output compliance voltage violation and loss of performance	С
OUTO	11	Voltage output mode; device can sustain damage over a period of time	А
OUT0	11	Current output mode; output compliance voltage violation and loss of performance	С
ED0	40	Voltage output mode; OUT0 voltage value is always low	В
FB0	12	Current output mode; no change in functionality or performance of OUT0	D
CAP	13	Shorting to VDD pin can cause damage to the low-voltage digital core and NVM supplied by the internal LDO	
AGND	14	Complete loss of functionality; no device damage	
VDD	15	No change in functionality or performance	D
		External reference mode; loss of core DAC functionality	В
VREF	16	Internal reference mode; loss of core DAC functionality	В
		VDD as reference mode; no change in functionality or performance	D

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated