Microcontroller Based Data Acquisition Using the TLC2543 12-Bit Serial-Out ADC

SLAA012 July 1995







IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Contents

	Title	Page
Minimum Number of Data Tra Serial Peripheral Interface (SPI) TLC2543 to SPI Interface Tim	nsfers per Channel	
TLC2543 TO TMS370 Microcontroller I Microcontroller Features		6
List 1 Opto-Isolated 12-Bit Data Acquisition		
TLC2543 to H8/325 Microcontroller Int Microcontroller Features		
List 2		
TLC2543 to MC68HC11 Microcontrolle Microcontroller Features		
List 3		
TLC2543 to 80C51 Microcontroller Interface Circuit		
List 4		
Analog Considerations Power Supply Decoupling Grounding Board Layout		
Appendix A		

List of Illustrations

Figure	Title	Page
1.	TLC2543 Block Diagram	1
2.	Timing for 16-Clock Transfer Using CS With MSB First	2
3.	Timing for 16-Clock Transfer Not Using CS With MSB First	2
4.	Serial Peripheral Interface – Internal Structure and Data Flow	3
5.	TLC2543 to SPI Interface Timing	4
6.	Flowchart for Main Program of TLC2543 to TMS37010	4
7.	Flowcharts of Subroutine DATAIN and STORE for TLC2543 to TMS370C010 Interface Software	5
8.	Flowcharts of Subroutine ADC for TLC2543 to TMS370C010 Interface Software	5
9.	TLC2543 to TMS370C010 Interface Circuit	6
10.	Opto-Isolated 12-Bit Data Acquisition System	10
11.	TLC2543 to H8/300 Microcontroller Interface Circuit	11
12.	TLC2543 to MC68HC811E2 Microcontroller Interface	15
13.	TLC2543 to 80C51 Microcontroller Interface	18
14.	TLC2543 to Microcontroller Interface: Grounding and Decoupling Scheme	21

Introduction

Scope of this Application Report

This application report describes how to construct 12-bit data acquisition systems using the TLC2543 serial-out analog-to-digital converter (ADC) in conjunction with a range of four popular microcontrollers.

The four microcontrollers used are the TMS370, H8/300, 68HC11 and 80C51.

The TLC2543

The TLC2543 is a 12-bit ADC which uses the switched capacitor successive approximation technique to perform the conversion process and provides a maximum sampling rate of 66k samples per second (KSPS) while using only 1 mA (typical) of supply current.

The block diagram of the TLC2543 is shown in Figure 1. Any one of eleven analog input channels can be selected by programming the four most significant bits (MSBs) of the eight bit channel/mode control byte applied serially to the DATA INPUT terminal of the device. In addition three internal test voltages [V_{ref-} , V_{ref+} and ($V_{ref+} - V_{ref-}$)/2] can be applied to the converter for calibration or other purposes by applying the appropriate code to the same four MSBs.

The four least significant bits (LSBs) of the channel/mode control byte are used to select the output data length (8, 12 or 16 bits), the output data order (MSB first or LSB first) and whether unipolar (binary) or bipolar (2's complement around $(V_{ref+} - V_{ref-})/2$) format is required.




Figure 1. TLC2543 Block Diagram

Interface Timing

Four transfer methods are available for obtaining the full 12 bits of resolution from the TLC2543. Either 12 or 16 clock cycles can be used for each conversion and data transfer.

A chip select (\overline{CS}) pulse can be inserted at the start of each conversion or only once at the beginning of each sequence of conversions with \overline{CS} remaining low until the sequence is completed.

Figure 2 shows the timing for the method which uses 16 clock cycles for each conversion and data transfer cycle and which inserts \overline{CS} between each of these transfer cycles. Figure 3 shows the timing for the method which uses 16 clock cycles for each conversion and data transfer cycle but inserts \overline{CS} only once at the start of each sequence of conversions.

This application report describes various microcontroller interfaces, each of which uses 16 clock cycles for each conversion data transfer. $\overline{\text{CS}}$ is applied at the start of each conversion and data transfer. This method allows for the general case where one or more conversions may be required. It also simplifies the required software.




Figure 2. Timing for 16-Clock Transfer Using CS With MSB First




Figure 3. Timing for 16-Clock Transfer Not Using CS With MSB First

Minimum Number of Data Transfers per Channel

It should be noted that in any single data transfer cycle between the TLC2543 and the chosen microcontroller the data output from the ADC is the result of the previous conversion. The software listings included in this application report have been written for the general case where the conversion results may be required for any individual channel or sequence of channels. In this case the program included for each microcontroller interface must be run at least twice per channel so that valid data corresponding to the required analogue input channel and ADC mode is delivered.

Software can be written to implement the consecutive channel scanning mode of operation of the TLC2543. In this case the result from the first analog-to-digital conversion should be ignored or overwritten.

Serial Peripheral Interface (SPI)

The fastest and most efficient method of implementing a data transfer between the TLC2543 and a microcontroller is to use the serial peripheral interface (SPI) of the microcontroller, if this is available.

The TMS370 (Texas Instruments), H8/300 (Hitachi) and MC68HC11 (Motorola) all offer SPIs (or the equivalent) in a subset of each of these families of microcontrollers. The H8/300 offers a serial communications interface (SCI) which can be configured to operate in a similar way to that of the standard SPI's offered by the TMS370 and MC68HC11.

The principle features of the SPI are:

- Simultaneous serial data input and output
- Synchronous operation
- Provision of frequency programmable serial clock
- Data transfer complete flag

Figure 4 shows the structure of the SPI. In this case the TMS370C010 is used to illustrate the main elements of the interface.




Figure 4. Serial Peripheral Interface – Internal Structure and Data Flow

The microcontroller can be configured by software to perform as the SPI master or slave. When operating as the master, data is input to the SPI shift register (SPIDAT) via the slave out master in (SOMI) terminal. At the same time data is output from the SPIDAT via the slave in master out (SIMO) terminal.

The SPI functions as follows. The SPIDAT should be loaded with the first byte of data to be sent. This automatically initiates the transmission of this byte. During this transmission time data is received at the other end of the SPIDAT shift register. The SPI INT FLAG is regularly checked. As soon as the last bit of the input data byte is received the SPI INT FLAG is set to 1. This then signals that the received byte can be read from the serial input buffer (SPIBUF) and that the SPIDAT is ready to accept the next byte of data to be transmitted.

Additional SPI features which apply to the specific microcontrollers are described in their respective sections which follow.

TLC2543 to SPI Interface Timing

The timing digram for the 16 clock transfer TLC2543 to SPI interface is shown in Figure 5. The channel select/mode data is read into the TLC2543 on the positive going edges of the I/O clock and analog-to-digital conversion results are read into the microcontroller on the negative going edges of the I/O clock.




Figure 5. TLC2543 to SPI Interface Timing

Software Flowcharts

Figures 6, 7, and 8 show the flow charts for the main program and subroutines used in the TLC2543 to TMS370C010 interface software shown in this application report. The same program structure also applies to the other three interfaces included in this report.




Figure 6. Flowchart for Main Program of TLC2543 to TMS370C010




Figure 7. Flowcharts of Subroutine DATAIN and STORE for TLC2543 to TMS370C010 Interface Software




Figure 8. Flowcharts of Subroutine ADC for TLC2543 to TMS370C010 Interface Software

TLC2543 TO TMS370 Microcontroller Interface

Microcontroller Features

Within the family of TMS370 microcontrollers there are several versions which contain a serial peripheral interface (SPI) facility. One of these versions should be chosen to implement the interface method described below. One such version is the TMS370C010 which is used to illustrate the method.

Interface Circuit

Figure 9 shows the circuit interconnections for the TLC2543 to TMS370C010 microcontroller interface. Note that no extra logic is required to implement this interface.




Figure 9. TLC2543 to TMS370C010 Interface Circuit

Depending upon the layout of the particular printed circuit board used it may be necessary to insert a small value capacitor of between 50 and 100 pF between the I/O CLOCK input of the TLC2543 and ground. This has the effect of ensuring that data applied to the DATA INPUT terminal of the TLC2543 is valid before the positive going transition of the I/O CLOCK.

The positive reference, REF+, to the TLC2543 is provided directly from the V_{CC+} supply.

The four digital interface terminals, I/O CLOCK, DATA INPUT, DATA OUT, and $\overline{\text{CS}}$, of the TLC2543 connect directly to the SPICLK, SPISIMO, SPISOMI and D7 terminals respectively of the TMS370C010.

The operation mode and channel number of the TLC2543 is determined by the serial data which is sent to its DATA INPUT terminal.

Software

List 1 contains the software listing for the program which controls the interface illustrated in Figure 5. The software consists of the main program and three subroutines called DATA IN, ADC and STORE. DATAIN reads in the channel select and mode control data into a holding register and maps the channel select number to a corresponding pair of registers between R64 and R91. The mapping vector is held in register R10. ADC provides the chip select pulse, controls the SPI operation, and puts the MSByte and LSByte of each conversion result into registers R20 and R21 respectively. STORE puts the MSByte into the even number register and the LSByte into the odd number register mapped by the contents of register R10.

The user can put channel select and ADC mode control data into the holding register within the microcontroller, via the 8-bit wide port A bidirectional I/O port, using a bank of eight toggle switches as shown in Figure 9. Alternatively, the mode and channel data can be sent to the microcontroller holding register via the asynchronous serial communications interface (SCI). This option is available only on those versions of the TMS370, such as the TMS370C020, which include both SPI and SCI interfaces. Additional software to control the SCI must be appended to the software shown in List 1 to provide this method of control.

List 1

LINE	LOC	OBJ	SOURCE	1	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 34 33 34 35 36 36 37 38 37 38 37 38 37 38 37 38 37 38 37 38 37 38 37 38 37 38 37 38 37 38 37 37 37 37 37 37 37 37 37 37 37 37 37		0030 0031 0037 0039 003d 003e 003f 0021 0022 0023 002c 002d 002e 002f 7ffe 2e	;* ;* This ;* cont ;* into ;* DATA ;* It t ;* the ;* conv ;* fina ;* each ;* odd ;* at R	program reads charol data (provide the microcontrolation). The provides the TLC2543 to performersion, using subtly stores the Macconversion in conumber registers	* * * * * * * * * * * * * * * * * * *
37 38 40 41 41 42 4 43 44 45 4 46 4 47 4 48 4 49 4 50 4 51 4 51 4 53 4 54 4 55 4 56 57 57 58 60 60 60 60 60 60 60 60 60 60 60 60 60	000 002 003 * 007 00a 00b 00b 00d 012 014 016 018 01a 01c 01e 020	5260 fd 884400000 8b7ffe b5 2121 2123 f7802f 2280 2130 2207 2130 2207 2130 2203 213d 2222 213e 31 0b '8e402d '8e409d	;Main P START SPIF MSLSB	TEXT 4000H Program MOV #60H,B LDSP MOVW #4000H,A MOV A,RESET CLR A MOV A,APORT2 MOV #080H,DDIR MOV #80H,A MOV A,SPICCR MOV #07,A MOV A,SPICCR MOV #03,A MOV A,SPIPC1 MOV #22H,A MOV A,SPIPC1 DBIT 1,R11 CALL DATAIN CALL ADC CALL STORE	;Start program at 4000H ; ;Set SP to address 60H ;Set reset vector ;Configure SPI for 8-bit ;character length. ;Configure SPICLK ;function and direction. ;Configure SPISOMI and ;SPISIMO pin functions. ;SPI INT FLAG named SPINTF ;Bit 1 of R11 named MSLSB

List 1 (Continued)

```
LINE LOC OBJ
                               SOURCE
  61 402b '00d3
                                     JMP START
  62
  63
                              ;Subroutine :- DATAIN
  64
  65
  66 402d
            9122
                              DATAIN MOV ADATA, B
                                                      ;Read ADC mode/channel
  67 402f
            d10b
                                      MOV B,R11
                                                      ; Put ADC mode/channel
  68
                                                      ;in R11
  69 4031
            53f0
                                      AND #0F0H,B
                                                      Retain channel number
  70 4033
            CC
                                      RR B
                                                      ;* * * * * * * *
                                      RR B
                                                      ;* Map channel numbers
  71 4034
            CC
                                                      ;* to registers R64-R91
  72 4035
            CC
                                      RR B
                                                      ;* R10 contains storage
  73 4036
                                      RR B
            CC
                                                      ;* address
            5c02
                                      MPY #002,B
  74 4037
  75 4039
            5840
                                      ADD #40H,B
                                                      ;* Even numbers - MS Byte*
                                                      ;* Odd numbers - LS Byte *
;* * * * * * * * *
  76 403b
                                      MOV B,R10
            d10a
  77
                                                          * * *
  78 403d
                                      RTS
  79
  80
                              ;Subroutine :- ADC
  81
  82 403e
                                      MOV #003H,A
            2203
                              ADC
  83 4040
           a4802e
                                      SBIT1 CSBIT
                                                      ; Set ADC Chip Select high.
  84 4043
                             LOOP1
                                      DEC A
                                                      ;Chip Select stays high
           b2
  85 4044
           '06fd
                                      JNE LOOP1
                                                      ; while A is not 0.
  86 4046
                                      CLR B
           c5
  87 4047
            512e
                                      MOV B, DDATA
                                                      ;CS goes low
  88 4049
            2207
                                      MOV #7,A
                                      MOV A, SPICTL
                                                     ;Enable SPI transmission
  89 404b
            2131
  90 404d
           '76020b19
                                      JBIT1 MSLSB, LS1ST
  91 4051
                                      MOV R11,A
            120b
                                      MOV A, SPIDAT
  92 4053
            2139
  93
                                      MOV R11, SPIDAT ; Send mode/channel data
                                      ;to TLC2543
JBITO SPIF,FLAG1;If SPIF=0, repeat check.
  94
  95 4055
           'a74031fc
                             FLAG1
  96 4059
                                      MOV SPIBUF, R20 ; Put received MS Byte
           a21437
  97
                                                       ;in R20
  98 405c
           71390b
                                      MOV R11, SPIDAT ; Send mode/channel data
                                                       ; to TLC2543
  99
 100 405f
          'a74031fc
                             FLAG2
                                      JBITO SPIF, FLAG2; If SPIF=0, repeat check.
 101 4063
                                      MOV SPIBUF, R21 ; Put received LS Byte
           a21537
 102
                                                       ; in R21
 103 4066 '77020b32
                                      JBITO MSLSB, RETURN ; If MSLSB=0, go
                                                        ; to RETURN
 104
 105 406a
            120b
                             LS1ST
                                      MOV R11,A
 106 406c
           2139
                                      MOV A, SPIDAT
                                      JBITO SPIF, FLAG3; If SPIF=0, repeat check.
 107 406e
           'a74031fc
                             FLAG3
                                      MOV SPIBUF, R21 ; Put received LS Byte
 108 4072
           a21537
 109
                                                      ;in R21
 110 4075
            120b
                                      MOV R11,A
 111 4077
            2139
                                      MOV A, SPIDAT
 112 4079
           'a74031fc
                                      JBITO SPIF, FLAG4; If SPIF=0, repeat check.
                             FLAG4
 113 407d
           a21437
                                      MOV SPIBUF, R20 ; Put received MS Byte
                                                      ;in R20
 114
                                      MOV #08,A
 115 4080
            2208
                                                      ; *
 116 4082
           d516
                                      CLR R22
                                                      ; *
                                                      ;* Reformat MS Byte
 117 4084
            dd14
                            LOOP2
                                      RRC R20
 118 4086
                                      RLC R22
            df16
                                                      ; *
 119 4088
                                      DEC A
            b2
                                                          Put result in R20
                                                      ; *
 120 4089
           '06f9
                                      JNZ LOOP2
                                                      ; *
 121 408b
           421614
                                      MOV R22, R20
                                                      ; *
                                      MOV #08,A
 122 408e
            2208
 123 4090
                                      CLR R23
            d517
 124 4092
            dd15
                            LOOP3
                                      RRC R21
                                                      ; *
                                                          Reformats LS Byte
 125 4094
            df17
                                      RLC R23
                                      DEC A
 126 4096
           b2
                                                      ; *
                                                          Put result in R21 *
                                                      ; *
                                      JNZ LOOP3
 127 4097
           '06f9
                                                      ; *
 128 4099
           421715
                                      MOV R23,R21
```

List 1 (Continued)

LINE	LOC	OBJ	SOURCE			
129	409c	f9	RETURN	RTS		
130			;			
131			;Subrou	tine	:- STORE	
132			;			
133	409d	1214	STORE	MOV	R20,A	;Put MS Byte into even
134	409f	9b0a		MOV	A,@R10	;address contained in R10
135	40a1	d30a		INC	R10	;(R10)+1
136	40a3	1215		MOV	R21,A	;Put LS Byte into odd
137	40a5	9b0a		MOV	A,@R10	address contained in R10
138	40a7	f9		RTS		
139				.ENI		

Opto-Isolated 12-Bit Data Acquisition System

The serial nature of the data flow between the TLC2543 analog-to-digital converter and the accompanying microcontroller makes this ADC an ideal choice for isolated 12-bit data acquisition. Figure 10 shows an opto-isolated system which uses four optocouplers to provide a 3-kV isolation barrier.

Note that the optocoupler which routes conversion result data from the TLC2543 to the microcontroller is a single device and does not share the same piece of silicon with any of the other optocouplers used. This ensures that the full 3 kV of isolation is maintained between the ADC and microcontroller.

The choice of VP0610 P-channel enhancement MOSFETs avoids the use of an extra inverter stage for each optocoupler driver. In addition, the relatively low input capacitance of the VP0610 (typically 15 pF) allows data rates up to 100 kHz to be achieved without the need for external buffers to be added at the outputs of the TLC2543 and TMS370.




Figure 10. Opto-Isolated 12-Bit Data Acquisition System

TLC2543 to H8/325 Microcontroller Interface


Microcontroller Features

The individual members of the H8 family of microcontrollers can be differentiated by various criteria, for example the inclusion or otherwise of an on-board 8-bit resolution analog-to-digital converter (ADC). Those members which include an ADC generally cost between 10 and 20 percent more than their counterparts which do not.

System requirements such as ADC resolution, remote location of ADC, flexibility, and total cost all influence the final choice of microcontroller architecture. The H8/325, used for this application report, does not include an on-board ADC but provides 1K of RAM, 32K of ROM, and two serial I/O ports. It is therefore well suited to interfacing with the TLC2543 serial output ADC.

Interface Circuit

Figure 11 illustrates a typical 12-bit data acquisition system which uses the H8/325 microcontroller to coordinate the operation of the TLC2543 ADC via one of its serial (SCI) ports. The circuit uses the H8's 8-bit parallel I/O port 4 to route ADC channel and mode information into the microcontroller. This information could be provided by a host system data bus or, as in Figure 6, by a bank of eight manually operated toggle switches situated on the same printed circuit board as the microcontroller.



NOTE: Single Chip Mode (MD0 = MD1 = 1)

Figure 11. TLC2543 to H8/300 Microcontroller Interface Circuit

Software

List 2 shows the program which was written to coordinate the interface. It uses three subroutines to implement the overall interface to the TLC2543. The first of these is called DATAIN which reads ADC channel and mode information into the microcontroller. It also maps converter channel numbers to corresponding addresses in RAM where conversion results can be stored. In this case the addresses from 0040H to 0067H were chosen to store the results. The most significant byte of each result is placed in an even address and the least significant byte of each result is placed in the corresponding adjacent odd address.

The conversion result of each channel is stored in left justified format and therefore occupies the upper 12 bits of the 16-bit words which occupy even addresses from 0040H up to 0066H.

The second subroutine to be used is ADC. This begins by producing a chip-select high pulse. The trailing negative edge of this pulse is rapidly followed by the transmission of channel and mode information to the converter.

List 2

```
LINE
        LOC
              OBJ SOURCE
                    ; *
 3
                           TLC2543 to H8 Microcontroller Interface Program.
                        This program contains subroutines DATAIN, ADC,
                       FORMAT and STORE.
                       DATAIN reads channel number and mode data into the microcontroller via Port4. "ADC" controls A to D \,
 8
                       conversion. "FORMAT" changes conversion results from
                       LSB first format to MSB first format. "Store" places
10
                    ; *
                    ; *
11
                       results in memory addresses 40 to 5B (MS Bytes in even
12
                       addresses, LS Bytes in odd addresses) according to
                       channel number.
13
14
                       * * * * *
15
16
                    ; * Define special function register names *
17
                                                     ;Receive Data Register - RDR
18 FFDD
                   RDR
                           EOU H'FFDD
                        EQU H'FFDB
19 FFDB
                   TDR
                                                    ;Transmit Data Register - TDR
                  SMR
20 FFD8
21 FFDA
                                                    ;Serial Mode Register - SMR
;Serial Control Register - SCR
                           EQU H'FFD8
                   SCR
                            EQU H'FFDA
22 FFDC
                  SSR
                           EQU H'FFDC
                                                    ;Serial Status Register - SSR
                  BRR
                                                    ;Bit Rate Register - BRR
                            EQU H'FFD9
23 FFD9
                                                   ;Port5 Data Direction Register
;Port5 Data Register - P5DR
;Port4 Data Direction Register
24
   FFB8
                   P5DDR
                            EQU H'FFB8
                  P5DR
25 FFBA
                            EQU H'FFBA
26 FFB5
                  P4DDR
                           EQU H'FFB5
                                                   ;Port4 Data register - P4DR
;Port6 Data Direction register
27
    FFB7
                   P4DR
                            EQU H'FFB7
28 FFB9
                           EQU H'FFB9
                   P6DDR
29 FFBB
                  P6DR EQU H'FFBB
                                                    ;Port6 Data Register
30
31
32 1000
                           ORG H'1000
                                                    ;Sets start of program
33
34
                    ; * Main Program *
35
  1000 79001000
36
                            MOV.W #H'1000, R0
                            MOV.W R0, @H'0000
37
                                                     ;Sets reset vector to START
                           MOV.W #H'FD00, SP
38 1004 7907FD00
                                                     ;Sets contents of Stack Pointer
                                                     ; * * * * * * * * * * * * * * *
  1008 F984
                    START MOV.B #H'84, R1L
39
                                                     ;* Sets up serial port *
40 100A 39D8
41 100C F931
                            MOV.B R1L, @SMR:8
                                                     ;* registers for simultaneous*
                            MOV.B #H'31,R1L
                                                     ;* transmit and receive *
   100E 39DA
                            MOV.B R1L, @SCR:8
42
                           MOV.B #H'01,R1L
                                                     ; *
   1010 F901
43
                                                     ;* * * * * * * * * * * * * * *
44
   1012 39D9
                           MOV.B R1L, @BRR:8
                           MOV.B #H'01, R1L
                                                     ;Sets R1(Low Byte) to 01H
45 1014 F901
46 1016 6A89FFB9
                          MOV.B R1L, @P6DDR
                                                     ;Set Bit0 of Port6 as Output
    101A 5E001082
                           JSR @DATAIN:16
                                                     ;Read in ADC channel/mode data
47
48 101E 5E00102C
                           JSR @ADC:16
                                                     ;Do A/D conversion
49 1022 5E0010B4
                           JSR @FORMAT:16
                                                    ;Reformat A/D conversion result
50 1026 5E0010AC
51 102A 40DC
                            JSR @STORE:16
                                                     ;Store A/D conversion result
   102A 40DC
                            BRA START
                                                     ;Repeat above routine.
52
                   ; * Subroutine ADC which controls the conversion process *
53
54
                            MOV.B #H'05, R2L
55 102C FA05
                   ADC
                                                     ;Put 05 in R2L
                            BSET #0, @P6DR:8
56 102E 7FBB7000
                                                    ;TLC2543 chip select goes high
    1032 1A0A
                   CSHIGH DEC R2L
57
                                                     ;(R2L) - 1
                            BNE CSHIGH
58 1034 46FC
                                                     ; If not zero, CS stays high
59
  1036 7FBB7200
                            BCLR #0, @P6DR:8
                                                    ;TLC2543 chip select goes low
                                                   ;Puts channel/mode data in R4L
60
   103A 6A0CFFB7
103E 731C
                            MOV.B @P4DR, R4L
                            BTST #1, R4L
61
                                                     ; Is LSBF of channel/mode data
  1040 461E
                            BNE LSBYTE
                                                    ;If not, do LSBYTE first
62
63 1042 7EDC7370 MSBYTE BTST #7, @SSR:8
                                                   ; Is TDR empty ?
    1046 47FA
                            BEQ MSBYTE
                                                     ; If not empty, repeat check.
64
                                                  ;Put channel/mode data in TDR
;Reset TDRE bit of SSR to 0
65 1048 34DB
                            MOV.B R4H, @TDR:8
   104A 7FDC7270 BCLR #7, @SSR:8
104E 7EDC7360 TESTB61 BTST #6, @SSR:8
66 104A 7FDC7270
                                                    ; Is receive shift reg. empty?
```

List 2 (Continued)

```
SOURCE
   LINE LOC OBJ
                                                          ; If not empty, repeat check
 68 1052 47FA
69 1054 23DD
                                BEQ TESTB61
                                MOV.B @RDR:8, R3H
                                                            ; Put MS Byte of conversion
 70
                                                            result in R3H;
                                                       ;result in R3H
;Reset RDRF bit of SSR to 0
;Put MS Byte in even address
;mapped by channel number.
;Is LSBF of channel/mode data 0
;If not, return from subroutine
;Is TDR empty ?
;If not empty, repeat check
;Put channel/mode data in TDR
;Reset TDRE bit of SSR to 0
;Is receive shift reg. empty ?
;If not empty repeat check
 71 1056 7FDC7260
                               BCLR #6, @SSR:8
     105A 68D3
                                MOV.B R3H, @R5
 73
 74 105C 731C
                               BTST #1, R4L
 75
     105E 4620
                                BNE RETURN
     1060 7EDC7370 LSBYTE BTST #7, @SSR:8
 76
 77
     1064 47FA BEQ LSBYTE
    1066 34DB MOV.B R4H, @TDR:8
1068 7FDC7270 BCLR #7, @SSR:8
106C 7EDC7360 TESTB62 BTST #6, @SSR:8
 78
 79
                                BEQ TESTB62
INC R5L
                                                          ;If not empty, repeat check
     1070 47FA
 81
 82
     1072 0A0D
                                                            ;(R5L) + 1
                                                          ;Put LS Byte of conversion
 83 1074 2BDD
                               MOV.B @RDR:8, R3L
 84
                                                           result in R3L;
                              BCLR #6, @SSR:8
MOV.B R3L, @R5
                                                           Reset RDRF bit of SSR to 0; Put LS Byte in odd address
 85
     1076 7FDC7260
 86 107A 68DB
 87
                                                           ; mapped by channel number.
                                                          :Is LSBF of channel/mode data 0
 88 107C 731C
89 107E 46C2
                               BTST #1, R4L
     107E 46C2
                                BNE MSBYTE
                                                            ; If not, go to MSBYTE
 90 1080 5470
                       RETURN RTS
                                                            Return from subroutine
 91
 92
                       ; * Subroutine "DATAIN" which reads in ADC channel/mode data *
 93
 94 1082 79040000 DATAIN MOV.W #H'0000, R4
     1086 79050000 MOV.W #H'0000, R5
 95
 96 108A 6A0CFFB7
                               MOV.B @P4DR, R4L
                                                            ;Puts channel/mode data in R4L
                                                          ;Puts (R4L) in R5L
;* * * * * * * *
;* Retain only channel
                              MOV.B R4L, R5L
 97 108E 0CCD
 98 1090 110D
99 1092 110D
                               SHLR R5L
SHLR R5L
                                                           ;* Retain only
;* number in R5L
... * * * * * *
                              SHLR R5L
100 1094 110D
                             SHLR R5L
MOV.W #0002, R6
MULXU R6L, R5
                                                           ;* * * * * * * * * * * * * * *
101 1096 110D
102 1098 79060002
103 109C 50E5
                                                            ;* Maps channel numbers to *
                                                           ;* even addresses 40H to 5AH*
104 109E 8D40
                              ADD.B #H'40, R5L
105
                                                            ;* Put address in R5L
                                                            ;* * * * *
106
107 10A0 F008
                        MOV.B #H'08, R0H
                                                           ;Put 08 in ROH
                                                            ;* * * * * * * * * * *
108 10A2 110C
                      NEXTBIT SHLR R4L
                                                            ;* Reformats channel/mode data*
     10A4 1204
                       ROTXL R4H
109
110 10A6 1A00
                                                            ;* from MSB first to LSB first*
                                DEC ROH
     10A8 46F8
                                BNE NEXTBIT
111 10A8 46F8
112 10AA 5470
                                RTS
113
                       ; * Subroutine "STORE" stores A/D conversion results in RAM *
114
115
                      STORE MOV.B R3H, @R5
116 10AC 68D3
                                                            ;Store MS Byte in even address
                                                            ; corresponding to channel
117
118
                                                            ;number
119 10AE 0A0D
                                INC R5L
                                                            ;(R5) + 1
120 10B0 68DB
                                                            ;Store LS Byte in odd address
                                MOV.B R3L, @R5
121
                                                            ; corresponding to channel
122
                                                            ;number
123 10B2 5470
                                RTS
                                                            ;Return from subroutine
124
                       ; * Subroutine "FORMAT" changes received data format
125
                       ; * ( LSB first ) into MSB first format
126
127
128 10B4 F008
                       FORMAT MOV.B #H'08, ROH
                                                            ;Put 08 in ROH
                                                            ;* * * * *
     10B6 1103
129
                       LOOP1
                                SHLR R3H
130 10B8 1207
                                                            ; *
                                ROTXL R7H
                                                            ; *
131 10BA 1A00
                                DEC ROH
                                                                Reformats MSBYTE
132
     10BC 46F8
                                BNE LOOP1
                                                            ; *
133 10BE 0C73
                                                           ;* * * * *
                               MOV.B R7H, R3H
134 10C0 F008
135 10C2 110B
                                                          ;Put 08 in ROH
                               MOV.B #H'08, R0H
                     LOOP2 SHLR R3L
```

List 2 (Continued)

LINE	LOC	OBJ	SOURCE	
136 10C4 137 10C6 138 10C8 139 10CA 140 10CC	1A00 46F8 0CFB		ROTXL R7L DEC R0H BNE LOOP2 MOV.B R7L, R3L RTS	;*
141 10CE			END	

TLC2543 to MC68HC11 Microcontroller Interface

Microcontroller Features


All members of the MC68HC11 family of microcontrollers contain an SPI. As is the case for the TMS370, the user is able to set the idle level of the serial clock of the 68HC11. This eliminates the need for an external inverter to be used to invert the microcontroller's serial clock output prior to its arrival at the TLC2543's serial clock input.

The 68HC11D0, 68HC11D3 and 68HC711D3 versions do not contain an on-board ADC. One of these three devices may prove to be the most cost effective choice when used with the TLC2543. All other versions contain either an 8- or 10-bit resolution ADC.

Interface Circuit

Figure 12 shows the circuit diagram of the interface between the 68HC11 and the TLC2543. The microcontroller device type used to illustrate this interface is the 48-pin dual-in-line version of the MC68HC811E2.

The master in slave out (MISO), master out slave in (MOSI) and serial clock (SCK) terminals of the SPI are available as the alternative, user selectable, functions of port D pins PD2, PD3, and PD4 respectively. When the SPI is configured to operate as a master, the $\overline{SS}/PD5$ terminal can be used as an output to drive the chip select (\overline{CS}) terminal of the TLC2543. This leaves all other bidirectional I/O ports of the microcontroller uncommitted and available for other uses. Note that no extra glue logic is required to implement the interface.



NOTES: A. Configured for single chip mode of operation

B. Maximum SPI data rate = crystal frequency/8

Figure 12. TLC2543 to MC68HC811E2 Microcontroller Interface

Software

The listing of the program which was written to coordinate and control the interface between the TLC2543 and the 68HC811E2 is shown in List 3. The software consists of the main program and two subroutines named TLC2543 and STORE. TLC2543 begins by providing the ADC's chip select pulse. It then reads in channel/mode data via the port C parallel I/O port and subsequently sends this data to the TLC2543 via the MOSI terminal of the SPI. At the same time, the first byte of the result from the previous analog-to-digital conversion is received at the MISO terminal of the SPI.

List 3

	LINE	LOC OBJ	SOURCE					
1	A		* * *	* * * *	* * * *	* * *	* * * * * *	*
	A		*	10 1 1 2			11 14'	*
	A A			erface Pro		*	11 Microcontroller	^
	A		*			#FT GO		*
	A A						Jaj and broke.	*
8	A		* data vi	a Port C.	It then sends	this data	a to the TLC2543	*
9 10	A A		* and at * convers		ime receives	the result	c of the previous	*
11	A		* "STORE"	puts the	results into	addresses	ADO CO AID MICH	*
12 13					ddresses and in addresses		i odd addicaaca.	*
14	A		* Channel		in addresses		33 etc. *	
15 16	A		* * * *	* * * *	* * * *	* * *		*
17 18		1000	BASEADD	EQU	\$1000		Register block sta	rt
19		0000	PORTA	EQU	\$00		Port A Data Regist	
20 21		0003 0007	PORTC DDRC	EQU EQU	\$03 \$07		Port C Data Register Port C Data Dir Register	
22		0008	PORTD	EQU	\$08		Port D Data Regist	er
23 24		0009 0028	DDRD SPCR	EQU EQU	\$09 \$28		Port D Data Dir Regist	_
25	A	0029	SPSR	EQU	\$29		SPI Status Registe:	
26 27		002A 00F0	SPDR MSBYTE	EQU EQU	\$2A \$F0		SPI Data Register MSBYTE address	
28	A	00F1	LSBYTE	EQU	\$F1		LSBYTE address	
29 30	A A 0000	00F2	TEMP	EQU	\$F2		TEMP address	
31	A	F800		ORG	\$F800		Start @ \$F800	
32 33	A A F800	863E	* LDS #\$0	070 Set St LDAA	ack Pointer #\$3E		Load 3EH in AA	
34	A F802	A709	211111	STAA	DDRD,X		Store 3EH in DDRD	
	A F804 A F806			LDAA STAA	#\$50 SPCR,X		Load 50H into AA Set SPI as master	
37	A F808	8600		LDAA	#\$00		Load 00 into AA	
	A F80A A F80C			STAA BSET	DDRC,X PORTD,X#\$20		Set PORTC - all I/: ;ADC CS high	Ps
	A F80F			JSR	TLC2543		Do A/D conversion	
	A F812 A F815			JSR BRA	STORE START		Store results Repeat above	
43	A			DICA	SIAKI		Repeat above	
	A F817 A F81A		TLC2543	LDX LDAA	#BASEADD #02			
	A F81C		CSHIGH	BSET	PORTD,X#\$20			
47 48	A A F81F	47	* Set Po	rt A bit 6 DECA	(TLC2543 CS)	high		
	A F820			BNE	CSHIGH			
	A F822	1D0820 1E030210		BCLR BRSET	PORTD,X#\$20 PORTC,X#\$02		ADC CS low Do LSB first	
52		1E030210	* if:	LSBF set.	FORIC, A#\$02	ПЭБ	DO LIGHT TITSC	
	A F829 A F82B		MSB	LDAA STAA	PORTC,X		Load Chan/mode data Send the data to Al	
55		A/ZA	* and	receive M	SPDR,X SByte		Send the data to A.	DC
		1F2980FC	LOOP1	BRCLR	SPSR,X#\$80 L	00P1	If SPIF=0,	
57 58	A A F831	A62A	* repe	at check LDAA	SPDR,X			
	A F833			STAA	MSBYTE	DEMITON	Store MSByte	
61		1E030210	* If MSB/	BRSET LSB-first 1	PORTC,X#\$02 bit = 1, retu			
	A F839		LSB	LDAA	PORTC,X		Load chan/mode data	
63 64	A F83B	A / ZA	* and	STAA receive L	SPDR,X SByte		Send the data to A	DC.
65	A F83D	1F2980FC	LOOP2	BRCLR	SPSR,X#\$80 L	OOP2	If SPIF=0,	
	A F841 A F843			LDAA STAA	SPDR,X LSBYTE		repeat check Store LSByte	
		1E0302E0		BRSET	PORTC,X#\$02	MSB	22320 202700	

List 3 (Continued)

	LINE		LOC	OBJ	SOURCE	
69 70 71	A F84	49	39		* If MSB/LSB-first bit = 1 go to MSB RETURN RTS *	
72 73 74 75 76	A A A				* S'routine stores MSByte in even address * LSByte in odd address * Channel 0 result in \$30 and \$31 * Channel 1 result in \$32 and \$33 etc. * (Reserve addresses \$30-\$4B for results	S
77					* of all channels)	
	A F8				STORE LDAA PORTC,X	
		_	CE003	0	LDX #\$30	
	A F8				STAA TEMP	
	A F8!				LDAA #\$F0	
	A F8!				ANDA TEMP	
	A F8!				RORA	
	A F8!				RORA	
	A F8!				RORA	
	A F8!				RORA	
	A F8!				TAB	
	A F8!				LDAA #\$02	
	A F8!	_			MUL	
	A F8!				STD TEMP	
	A F8!				LDAA MSBYTE	
	A F86				STAA TEMP,X	
	A F8				INX	
	A F80				LDAA LSBYTE	
	A F86				STAA TEMP,X	
	A F86				STAA TEMP,X	
	A F8	68	39		RTS	
97	A				END	

TLC2543 to 80C51 Microcontroller Interface

Microcontroller Features

The 80C51 microcontroller family does not provide an SPI or equivalent facility. In order to implement the interface with the TLC2543 analog-to-digital converter, it is necessry to use software to synthesize the operation of an SPI. This results in a slower data transfer rate which is governed by the microcontroller's instruction cycle times. These are, in turn, influenced by the clock frequency of the microcontroller. The highest clock frequency possible should therefore be selected for the microcontroller to minimize instruction cycle times and thus optimize the data transfer rate of the interface.

Interface Circuit

Figure 13 shows the circuit for the interface of the TLC2543 to the 80C51 microcontroller. The I/O CLOCK, DATA INPUT and $\overline{\text{CS}}$ inputs to the TLC2543 are provided via the bidirectional parallel port 1 terminals P1.0, P1.1, and P1.3 respectively. Conversion result data from the TLC2543 is received by the 80C51 through the P1.2 terminal of port 1. The channel select/mode data is input to the microcontroller via port 3.




Figure 13. TLC2543 to 80C51 Microcontroller Interface

Software

The listing for the program used to control the interface circuit mentioned above is shown in List 4. As for the other microcontroller interface programs, it consists of a main program and two subroutines – TLC2543 and STORE.

The main program initializes the directions of the port 1 I/O terminals. P1.2 is configured as an input. P1.0, P1.1, and P1.3 are all programmed to perform as outputs. The chip select terminal of the TLC2543 is set high by setting P1.3. TLC2543 is then called. This subroutine contains the instructions which synthesize the SPI function and controls the exchange of data between the microcontroller and the TLC2543. The least significant bit first (LSBF) flag which is bit 1 of the channel select/mode data byte is checked to determine which byte (most significant – MSByte, least significant – LSByte) of the conversion result is to be expected first.

The SPI function is synthesized by using the accumulator in conjunction with the rotate left through carry (RLC) instruction to act as the SPI shift register. The following sequence provides a slow motion version of the SPI function.

The first bit of the first byte of the conversion result is read into the carry (C) bit. The contents of the accumulator are rotated left through carry and the first bit of the channel select/mode data is then output from P1.1. The first pulse of the serial clock is then provided by toggling the P1.0 bit of port 1 first high and then low. This sequence is repeated seven more times to complete the transfer of the first byte of data.

The second byte of data is transferred between the TLC2543 and the 80C51 by repeating the entire sequence of eight sets of data transfer and clock pulse. The MSByte is placed in register 2 (R2) and the LSByte is placed in register 3 (R3). The subroutine STORE is used to map the MSByte and LSByte conversion results into even and odd number RAM addresses corresponding to the particular channel number which has been selected.

List 4

	LINE	LOC	OBJ	SOUR	CE		
				1	; * *	* * * * * *	* * * * * * * *
				2	; *		*
				3	; * TLC	2543 12-bit Seria	al Out ADC to 80C51 *
				4	; *		*
				5		rocontroller Inte	
				6	; *		*
				7	,	* * * * * *	* * * * * * *
				8			e/channel select data into the
				9			cansmits this data to the
				10			me as reading the result from
				11 12			n and storing the result in an locations from 30H to 4CH.
				13			LSByte - Odd Address
				14			H, MSByte Channel 1 in 32H etc.
				15	;	Chamici o in 501	i, hobyec chamici i in bzn etc.
0100				16	,	ORG 100H	
	758150			17	START:	MOV SP,#50H	;Initialise Stack Pointer
	759004			18		MOV P1,#04H	;Initialize port 1 I/O Pins
	C290			19		CLR P1.0	;Set I/O clock low
	D293			20		SETB P1.3	;Set chip select high
010A	74FF			21		MOV A,#00FFH	1 3
010C	3112			22		ACALL TLC2543	
010E	313F			23		ACALL STORE	
0110	80EE			24		JMP START	
				25			
	ACB0			26	TLC2543	:MOV R4,P3	Read mode/channel data into R4
0114				27		MOV A,R4	; and A
	C293			28		CLR P1.3	;Set chip select low
0117	20E112			29		JB ACC.1,LSB	;If bit 1 of A is 1,
0117	7500			30	MOD.	MOTE DE HOO	;do LSByte first
	7D08			31	MSB:	MOV R5,#08	;Load MS bit counter
	A292			32	LOOP1:	MOV C,P1.2	Read data bit into carry
011E	9291			33 34		RLC A	<pre>;Rotate into accumulator ;Output mode/channel bit</pre>
	D291			35		MOV P1.1,C SETB P1.0	;Set I/O clock high
	C290			36		CLR P1.0	;Set I/O clock low
	DDF5			37		DJNZ R5,LOOP1	Get/send another bit
0127				38		MOV R2,A	;Put MSByte in R2
0128				39		MOV A,R4	;Put mode/channel data in A
	20E112			40		JB ACC.1, RETURN	
	7D08			41	LSB:	MOV R5,#08	;Load LS bit counter
012E	A292			42	LOOP2:	MOV C,P1.2	Read data bit into carry
0130	33			43		RLC A	;Rotate into accumulator
0131	9291			44		MOV P1.1,C	Output mode/channel bit
0133	D290			45		SETB P1.0	;Set I/O clock high
	C290			46		CLR P1.0	;Set I/O clock low
	DDF5			47		DJNZ R5,LOOP2	;Get/send another bit
0139				48		MOV R3,A	;Put LSByte in R3
013A				49		MOV A,R4	;Put mode/channel data in A
отзв	20E1DC			50		JB ACC.1,MSB	;If bit 1 of R4 is 1,
01211	2.2			51 52	RETURN:	ਹਦਾ	;do MSbyte next
013E	44			5 <i>2</i>	KEIUKN.	IVE I	
013F	EC			54	STORE:	MOV A,R4	;Put mode/channel data in A
	54F0			55	DIOME.	ANL A,#0F0H	Retain only channel number
0142				56		SWAP A	;Swap high and low nibble of A
	75F002			57		MOV B,#02	

List 4 (Continued)

LINE	LOC OF	BJ SOURCE		
0146 A4		58	MUL AB	
0147 2430		59	ADD A,#030H	;Add 30H to accumulator
0149 F9		60	MOV R1,A	
014A EA		61	MOV A,R2	
014B F7		62	MOV @R1,A	;Put MSByte in corresponding
		63		even number address :-
		64		Channel 0 in address 30H,
		65		Channel 1 in address 32H etc.
014C 09		66	INC R1	
014D EB		67	MOV A,R3	
014E F7		68	MOV @R1,A	;Put LSByte in corresponding
		69		odd number address :-
		70		Channel 0 in address 31H,
		71		Channel 1 in address 33H etc.
014F 22		72	RET	
		73	END	

Analog Considerations

Power Supply Decoupling

Care should be taken with the design of the printed circuit board when using 12-bit devices such as the TLC2543. The power supply terminal of each analog integrated circuit should be separately decoupled to the analog ground using a $0.1 \,\mu\text{F}$ ceramic capacitor. The inclusion of a $10 \,\mu\text{F}$ tantalum capacitor in parallel with the ceramic capacitor at each device supply terminal is also recommended, particularly in noisy environments.

Grounding

Separate ground return paths for analog and digital components back to the power supply should be used to prevent any noise currents induced by digital components from passing through the analog ground return path. These noise currents can induce noise voltages to occur in the analog ground return and thus corrupt the analog signal. Remember that, for a 5-V full scale signal, only 600 microvolts represents approximately half an LSB for a 12-bit ADC.

The important point to remember is that all ground return paths have a finite impedance. This impedance should be kept to a minimum by the use of wide printed circuit board tracks or ground planes where possible. A separate star connected ground topology is recommended for the analog components. This involves connecting each analog component's ground terminal to a central star point, which can then be connected via a wide printed circuit track to the power supply ground connection.

Board Layout

Digital devices and power switching elements should be kept as far away physically from analog components, such as the TLC2543, as possible. Particular attention should be paid to the use of switching power supplies. The high frequency switching currents which flow in the ground return paths of these space saving power blocks can introduce several LSBs of noise into 12-bit analog circuits. Linear regulated power supplies should be used or, if essential, switching regulators should be as far as possible from the analog circuitry with their outputs decouple.

Judicious use of ground planes can help to reduce analog ground impedances.

Figure 14 illlustrates a typical bypassing scheme for the TLC2543-to-TMS370 microcontroller interface.




Figure 14. TLC2543 to Microcontroller Interface: Grounding and Decoupling Scheme

Appendix A

References

H8/325 Hardware User's Manual Hitachi H8/300 Series Programming Manual Hitachi

Embedded Microcontrollers and Processors Vol 1 Intel Corporation M68HC11 Reference Manual (1991) Motorola Inc.

TMS370 Family Data Manual (1993) Texas Instruments Incorporated TLC2543 Data Sheet (Dec. '93) Texas Instruments Incorporated

Acknowledgement

I wish to express my thanks to Mike Williams (Microcontroller Field Applications Engineer - Northern European Industrial Segment) for his useful comments on the TMS370 interface.