Errata **MSP430F1122 Microcontroller**

Texas Instruments

ABSTRACT

This document describes the known exceptions to the functional specifications (advisories).

Table of Contents

1 Functional Advisories	2
2 Preprogrammed Software Advisories	2
3 Debug Only Advisories	
4 Fixed by Compiler Advisories	
5 Nomenclature, Package Symbolization, and Revision Identification	4
5.1 Device Nomenclature	
5.2 Package Markings	4
5.3 Memory-Mapped Hardware Revision (TLV Structure)	
6 Advisory Descriptions	6
7 Revision History	



1 Functional Advisories

Advisories that affect the device's operation, function, or parametrics.

 \checkmark The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev I	Rev G	Rev E
ADC22	1	1	\checkmark
BCL5	1	1	\checkmark
PORT3	1	1	\checkmark
RES4	1	1	1
TA12	1	1	1
TA16	1	1	\checkmark
TA21	1	1	\checkmark
TAB22	1	1	\checkmark
US13	1	1	1
US15	1	1	1
WDG2	1	1	\checkmark

2 Preprogrammed Software Advisories

Advisories that affect factory-programmed software.

✓ The check mark indicates that the issue is present in the specified revision.

The device does not have any errata for this category.

3 Debug Only Advisories

Advisories that affect only debug operation.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev I	Rev G	Rev E
EEM20	1	1	1

4 Fixed by Compiler Advisories

Advisories that are resolved by compiler workaround. Refer to each advisory for the IDE and compiler versions with a workaround.

 \checkmark The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev I	Rev G	Rev E
CPU4	1	1	1

Refer to the following MSP430 compiler documentation for more details about the CPU bugs workarounds.

TI MSP430 Compiler Tools (Code Composer Studio IDE)

- MSP430 Optimizing C/C++ Compiler: Check the --silicon_errata option
- MSP430 Assembly Language Tools

MSP430 GNU Compiler (MSP430-GCC)

- MSP430 GCC Options: Check -msilicon-errata= and -msilicon-errata-warn= options
- MSP430 GCC User's Guide



IAR Embedded Workbench

• IAR workarounds for msp430 hardware issues



5 Nomenclature, Package Symbolization, and Revision Identification

The revision of the device can be identified by the revision letter on the Package Markings or by the HW_ID located inside the TLV structure of the device.

5.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS - Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

Support tool naming prefixes:

X: Development-support product that has not yet completed Texas Instruments internal qualification testing.

null: Fully-qualified development-support product.

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.

5.2 Package Markings

RHB32

QFN (RHB), 32 Pin




Die revisionPin 1 locationLot trace code

#

 \bigcirc

N

PW20 TSSOP (PW), 20 Pin



DW20

SOP (DW), 20 Pin



5.3 Memory-Mapped Hardware Revision (TLV Structure)

This device does not support reading the hardware revision from memory.

Further guidance on how to locate the TLV structure and read out the HW_ID can be found in the device User's Guide.

6 Advisory Descriptions

ADC22	ADC Module		
Category	Functional		
Function	ADC10MEM register is not read only		
Description	The ADC10MEM register is reguide.	ead and writable and not read	only as stated in the user's
Workaround	None		
BCL5	BCL Module		
Category	Functional		
Function	RSELx bit modifications can g	generate high frequency spikes	s on MCLK
Description	When DIVMx = 00 or 01 the RSELx bits of the Basic Clock Module are incremented or decremented in steps of 2 or greater, the DCO output may momentarily generate high frequency spikes on MCLK, which may corrupt CPU operation. This is not an issue when DIVMx = 10 or 11.		
Workaround	Set DIVMx = 10 or 11 to divide the MCLK input prior to modifying RSELx. After the RSELx bits are configured as desired, the DIVMx setting can be changed back to the original selection.		
CPU4	CPU Module		
Category	Compiler-Fixed		
Function	PUSH #4, PUSH #8		
Description	The single operand instruction PUSH cannot use the internal constants (CG) 4 and 8. The other internal constants (0, 1, 2, -1) can be used. The number of clock cycles is different:		
	PUSH #CG uses address mode 00, requiring 3 cycles, 1 word instruction PUSH #4/#8 uses address mode 11, requiring 5 cycles, 2 word instruction		
Workaround	und Refer to the table below for compiler-specific fix implementation information.		
	IDE/Compiler	Version Number	Notes
	IAR Embedded Workbench	IAR EW430 v2.x until v6.20	User is required to add the compiler flag option below hw_workaround=CPU4
	IAR Embedded Workbench	IAR EW430 v6.20 or later	Workaround is automatically enabled
	TI MSP430 Compiler Tools (Code Composer Studio)	v1.1 or later	

MSP430-GCC 4.9 build 167 or later

MSP430 GNU Compiler (MSP430-

GCC)

EEM20	EEM Module		
Category	Debug		
Function	Debugger might clear interrupt flags		
Description	During debugging read-sensitive interrupt flags might be cleared as soon as the debugger stops. This is valid in both single-stepping and free run modes.		
Workaround	None.		
PORT3	PORT Module		
Category	Functional		
Function	Port interrupts can get lost		
Description	Port interrupts can get lost if they occur during CPU access of the P1IFG and P2IFG registers.		
Workaround	None		
RES4	RES Module		
Category	Functional		
Function	No reset if external resistor exceeds certain value		
Description	No reset of the device is performed if the external pull down resistor on RST/NMI pin is above a certain limit. The limits are: Vcc = 1.8V: maximum pull down resistor = 12 kohm Vcc = 3.0V: maximum pull down resistor = 5 kohm Vcc = 3.6V: maximum pull down resistor = 2.5 kohm In addition, a higher current consumption occurs during high/low RST/NMI signal transition when using improper resistors.		
Workaround	Use external pulldown resistors below the listed values or directly drive RST/NMI low to generate a reset.		
TA12	TA Module		
Category	Functional		
Function	Interrupt is lost (slow ACLK)		
Description	Timer_A counter is running with slow clock (external TACLK or ACLK)compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by one with the occurring compare interrupt (if TAR = CCRx). Due to the fast MCLK the CCRx register increment (CCRx = CCRx+1) happens before the Timer_A counter has incremented again. Therefore the next compare interrupt should happen at once with the next Timer_A counter increment (if TAR = CCRx + 1). This interrupt gets lost.		
Workaround	Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterwards.		
TA16	TA Module		



· ·	
Category	Functional
Function	First increment of TAR erroneous when $IDx > 00$
Description	The first increment of TAR after any timer clear event (POR/TACLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.
Workaround	None
TA21	TA Module
Category	Functional
Function	TAIFG Flag is erroneously set after Timer A restarts in Up Mode
Description	In Up Mode, the TAIFG flag should only be set when the timer counts from TACCR0 to zero. However, if the Timer A is stopped at TAR = TACCR0, then cleared (TAR=0) by setting the TACLR bit, and finally restarted in Up Mode, the next rising edge of the TACLK will erroneously set the TAIFG flag.
	Timer Clock Timer CCCR0-1 (CCR0 0h 1h (S) CCR0-1 CCR0 0h Set TAIFG Set TACCR0 CCIFG Stopped restarted
Workaround	None.
TAB22	TAB Module
Category	Functional
Function	Timer_A/Timer_B register modification after Watchdog Timer PUC
Description	Unwanted modification of the Timer_A/Timer_B registers TACTL/TBCTL and TAIV/TBIV can occur when a PUC is generated by the Watchdog Timer(WDT) in Watchdog mode and any Timer_A/Timer_B counter register TACCRx/TBCCRx is incremented/ decremented (Timer_A/Timer_B does not need to be running).
Workaround	Initialize TACTL/TBCTL register after the reset occurs using a MOV instruction (BIS/BIC may not fully initialize the register). TAIV/TBIV is automatically cleared following this initialization.
	Example code:
	MOV.W #VAL, &TACTL or MOV.W #VAL, &TBCTL
	Where, VAL=0, if Timer is not used in application otherwise, user defined per desired function.

US13	USART Module		
Category	Functional		
Function	Unpredictable program execution		
Description	USART interrupts requested by URXS can result in unpredictable program execution if this request is not served within two bit times of the received data.		
Workaround	Ensure that the interrupt service routine is entered within two bit times of the received data.		
US15	USART Module		
Category	Functional		
Function	UART receive with two stop bits		
Description	USART hardware does not detect a missing second stop bit when SPB = 1. The Framing Error Flag (FE) will not be set under this condition and erroneous data reception may occur.		
Workaround	None (Configure USART for a single stop bit, SPB = 0)		
WDG2	WDG Module		
Category	Functional		
Function	Incorrectly accessing a flash control register		
Description	If a key violation is caused by incorrectly accessing a flash control register, the watchdog interrupt flag is set in addition to the expected PUC.		
Workaround	None		



Page

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from May 29, 2018 to May 11, 2021

•	Changed the document format and structure; updated the numbering format for tables, figures, and cross
	references throughout the document

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated