

# Stability Analysis and Design of Internally-Compensated Peak Current Mode TPS62933 - Part I: How to Select the Output Capacitor



Andrew Xiong, Zhao Ma, Qi Yang, Chris Peng

## ABSTRACT

Peak current mode (PCM) control is widely used in buck controllers and converters due to its advantages as good dynamic performance and easy compensation. TPS62933 is a peak current mode buck converter with 3.8- to 30-V input voltage and max 3-A output current. To simplify the BOM and save the application design effort, the internal compensation is integrated in the device. For common applications, the inductance and capacitance range in the recommended table can be used to guide the component selection. The stability analysis and design methods for special application designs with large or small output capacitance are explored in this application note.

The method proposed in this application note can only be used as a reference material. Due to the simplification in deduction and non-ideal factors in reality, the calculated results will differ from the bench test. Also, the application design method for a converter with a feedforward capacitor is not included in this application note.

---

## Table of Contents

1 Introduction.....	2
2 Loop Response of Peak Current Mode Converter.....	2
3 Output Capacitance Upper Limit for Internally-Compensated PCM Buck Converter.....	4
4 Output Capacitance Lower Limit for Internally-Compensated PCM Buck Converter.....	7
5 Design Example and Experimental Validation for TPS62933.....	8
6 Summary.....	9
7 References.....	9
A Validation and Calculating the Output Capacitance Upper Limit.....	10

## List of Figures

Figure 2-1. Simplified Schematic of PCM Buck Converter.....	2
Figure 2-2. Bode Plot of PCM Buck Converter Open Loop Response.....	2
Figure 3-1. Loop Gain of TPS62933 Converter With Zero $f_{Z\_EA}$ (a) Out of Bandwidth (b) Inside Bandwidth.....	4
Figure 3-2. Bode Plot of PCM Buck Converter Open Loop Response.....	5
Figure 5-1. TPS62933 Application Design Flow Chart.....	8
Figure 5-2. Bode Plot for Output Capacitance Lower Limit Validation.....	9

## List of Tables

Table A-1. Validation of Inductance Limit and Capacitance Upper Limit.....	10
--	----

## Trademarks

Microsoft® and Excel® are registered trademarks of Microsoft Corporation.

MATLAB® is a registered trademark of The MathWorks, Inc..

All trademarks are the property of their respective owners.

## 1 Introduction

Peak current mode control is widely used in buck controllers and converters due to its advantages for good dynamic performance and easy compensation. Most peak current mode converters have a COMP pin and customers can implement type 2 or type 3 external compensation by adjusting external resistors and capacitors. In recent years, internal compensation attracts more and more attention to reduce solution size and achieve simple application design. The TPS62933 is a buck converter with an internally compensated peak current mode that supports 3.8- to 30-V input voltage and maximum 3-A output current. The device has superior features like low  $I_Q$  and a wide output voltage range. Compared to the conventional PCM devices, it does not need external resistors or capacitors for compensation setting, but the stability restriction limits the range of inductance and output capacitance.

For common applications, components can be selected based on the recommended table and implement fast design for application. For special application design to choose large output capacitance or small output capacitance, a stability design method is proposed in this application report. The application with a feedforward capacitor is not included in the analysis.

## 2 Loop Response of Peak Current Mode Converter

Figure 2-1 shows the schematic of a PCM buck converter. A type 2 compensation is used to ensure the stability of the converter.




Figure 2-1. Simplified Schematic of PCM Buck Converter

The loop response model of PCM buck converters is introduced in the application report<sup>(2)</sup>. Figure 2-2 shows the bode plot.




Figure 2-2. Bode Plot of PCM Buck Converter Open Loop Response

In the loop response of PCM converters, the DC gain is affected by output current.

- $f_{P1\_EA}$ ,  $f_{P2\_EA}$  and  $f_{Z\_EA}$  are the frequencies of poles and zero generated by the type2 compensation
- $f_{P1\_EA}$  is the initial pole at low frequency to boost DC gain for improving output voltage accuracy
- $f_{Z\_EA}$  is a zero to enlarge bandwidth and boost phase margin
- $f_{P2\_EA}$  is a high-frequency pole to increase gain margin and attenuate high frequency noise

In TPS62933, the DC gain,  $f_{P1\_EA}$ ,  $f_{P2\_EA}$ , and  $f_{Z\_EA}$  are all determined by the device internal compensation circuit, which is expressed as [Equation 1](#) and [Equation 2](#).

$$A_{DC} = \frac{352000}{I_{OUT}} \quad (1)$$

where

- $I_{OUT}$  is the output current of the converter

$$\begin{cases} f_{P1\_EA} = 1.2\text{Hz} \\ f_{P2\_EA} = 275\text{kHz} \\ f_{Z\_EA} = 10.6\text{kHz} \end{cases} \quad (2)$$

- $f_{Z\_OUT}$  and  $f_{P\_OUT}$  are zero and pole introduced by the output capacitor and load

For the application with all MLCC or small ESR output capacitors,  $f_{Z\_OUT}$  is at high-frequency range and has limited effects on converter stability.

$$f_{Z\_OUT} = \frac{1}{2\pi R_{ESR} C_O} \quad (3)$$

$$f_{P\_OUT} = \frac{1}{2\pi (R_{ESR} + R_O) C_O} \quad (4)$$

where

- $C_O$  is the output capacitance
- $R_{ESR}$  is the ESR of output capacitors
- $R_O$  is the output resistor, which equals to  $V_{OUT} / I_{OUT}$ .

$f_{P\_ci}$  is a pole introduced by the inside current loop and related with device slope compensation. Its expression for TPS62933 is shown as [Equation 5](#).

$$f_{P\_ci} = \frac{V_{IN} f_{sw}}{\pi(4356000L + V_{IN} - 2V_O)} \quad (5)$$

### 3 Output Capacitance Upper Limit for Internally-Compensated PCM Buck Converter

#### 1. Limits for -20 dB/dec at gain crossover frequency

For system loop stability, a -20 dB/dec slope near crossover frequency is ideal for loop gain, since that can normally bring sufficient phase margin<sup>(3)</sup>.

Figure 2-2 shows the loop gain slope of the PCM converter changes from 0 to -20 dB/dec at the initial pole frequency,  $f_{P1\_EA}$ . At pole  $f_{P\_OUT}$ , the loop gain slope changes to -40 dB/dec. With the compensation of zero  $f_{Z\_EA}$ , the gain slope becomes -20 dB/dec and the gain curve crosses 0 dB with this slope. That could bring sufficient phase margin for the converter.

Figure 3-1 (a) illustrates that the converter crossover frequency  $f_c$  becomes lower with reduced pole frequency  $f_{P\_OUT}$ . If  $f_c < f_{Z\_EA}$ , the zero  $f_{Z\_EA}$  is out of crossover frequency and loop gain crosses 0 dB with a -40 dB/dec slope. If these conditions occur, they may cause insufficient phase margin.




Figure 3-1. Loop Gain of TPS62933 Converter With Zero  $f_{Z\_EA}$  (a) Out of Bandwidth (b) Inside Bandwidth

Equation 4 shows that pole  $f_{P\_OUT}$  is inversely related with output capacitance  $C_O$ . Reducing  $C_O$  can make both  $f_{P\_OUT}$  and  $f_c$  increase. As shown in Figure 3-1 (b), after increasing the pole frequency  $f_{P\_OUT}$ ,  $f_{Z\_EA}$  could be smaller than the crossover frequency  $f_c$  and the loop gain crosses 0 dB with a -20 dB/dec slope. These conditions could normally ensure converter phase margin.

Based on the previous analysis, use Equation 6 to calculate the limitation for -20 dB/dec slope at gain crossover frequency:

$$f_c > f_{Z\_EA} \tag{6}$$

As Equation 2 shows,  $f_{Z\_EA}$  is fixed at 10.6 kHz for TPS62933. To get the relation between output capacitance  $C_o$  and  $f_c$ , first calculate the relation between gain and frequency using Equation 7 and Equation 8.

$$\frac{20\lg(A_{DC}) - 20\lg(A_{P\_OUT})}{\lg(f_{P1\_EA}) - \lg(f_{P\_OUT})} = -20\text{dB/decade} \tag{7}$$

$$\frac{20\lg(A_{P\_OUT}) - 0}{\lg(f_{P\_OUT}) - \lg(f_c)} = -40\text{dB/decade} \tag{8}$$

where

- $A_{P\_OUT}$  is the loop gain at frequency  $f_{P\_OUT}$

Equation 7 and Equation 8 can be simplified as:

$$A_{P\_OUT} = \frac{A_{DC} f_{P1\_EA}}{f_{P\_OUT}} \quad (9)$$

$$f_c = f_{P\_OUT} \sqrt{A_{P\_OUT}} = \sqrt{f_{P\_OUT} A_{DC} f_{P1\_EA}} \quad (10)$$

With Equation 4, Equation 6, and Equation 10, the upper limit for output capacitance is calculated using Equation 11.

$$C_O < \frac{A_{DC} f_{P1\_EA}}{2\pi(R_{ESR} + R_O) f_{Z\_EA}^2} \quad (11)$$


Substituting parameters in Equation 1 and Equation 2, the upper limit for TPS62933 is:

$$C_O < \frac{5.98 \times 10^{-4}}{I_{OUT} R_{ESR} + V_{OUT}} \quad (12)$$

## 2. Limits for 45 degree phase margin

Normally for a buck converter, a 45 degree phase margin can be achieved with  $-20$  dB/dec slope at gain crossover frequency. But for a buck regulator with peak current-mode control, when a larger inductance is used, the frequency of the inner current loop pole  $f_{P\_ci}$  will be lower and bring more phase drop at the gain crossover frequency. These conditions may cause a phase margin lower than 45 degrees, even with  $-20$  dB/dec crossing. Therefore, the capacitance upper limit for a 45 degree phase margin is also deducted in this section.

Figure 3-2 is a bode plot of a PCM buck converter with  $-20$  dB/dec crossing.  $f_{Z\_OUT}$  and  $f_{P2\_EA}$  are normally at very high frequency so their effects on phase margin at gain crossover frequency can be ignored at first. Pole  $f_{P1\_EA}$  is at a very low frequency and brings about  $-90^\circ$  phase drop at gain crossover frequency.



**Figure 3-2. Bode Plot of PCM Buck Converter Open Loop Response**

Next, calculate the phase margin using Equation 13. Equation 14 constitutes the limitation to make the phase margin larger than 45 degrees.

$$PM = 180 + \text{Phase}_{P1\_EA}(f_{cross}) + \text{Phase}_{P\_OUT}(f_{cross}) + \text{Phase}_{Z\_EA}(f_{cross}) + \text{Phase}_{P\_ci}(f_{cross}) \quad (13)$$

$$PM = 90 + \tan^{-1} \left( \frac{f_{cross}}{f_{P\_OUT}} \right) + \tan^{-1} \left( \frac{f_{cross}}{f_{Z\_EA}} \right) + \tan^{-1} \left( \frac{f_{cross}}{f_{P\_ci}} \right) > 45 \quad (14)$$

Calculate gain crossover frequency  $f_{\text{cross}}$  using Equation 15, Equation 16 and Equation 17, based on Figure 3-2.

$$\frac{20\lg(A_{\text{DC}})-20\lg(A_{\text{P\_OUT}})}{\lg(f_{\text{P1\_EA}})-\lg(f_{\text{P\_OUT}})} = -20\text{dB/decade} \quad (15)$$

$$\frac{20\lg(A_{\text{P\_OUT}})-20\lg(A_{\text{Z\_EA}})}{\lg(f_{\text{P\_OUT}})-\lg(f_{\text{Z\_EA}})} = -40\text{dB/decade} \quad (16)$$

$$\frac{20\lg(A_{\text{Z\_EA}})-0}{\lg(f_{\text{Z\_EA}})-\lg(f_{\text{cross}})} = -20\text{dB/decade} \quad (17)$$

Derive  $f_{\text{cross}}$  using equation Equation 18:

$$f_{\text{cross}} = \frac{A_{\text{DC}}f_{\text{P1\_EA}}f_{\text{P\_OUT}}}{f_{\text{Z\_EA}}} \quad (18)$$

Substituting Equation 1, Equation 2, and Equation 4 into Equation 18,  $f_{\text{cross}}$  is expressed with:

$$f_{\text{cross}} = \frac{6.35}{(I_{\text{OUT}}R_{\text{ESR}}+V_{\text{OUT}})C_{\text{O}}} \quad (19)$$

Substituting Equation 2, Equation 4, Equation 5, and Equation 19 into Equation 14 and ignoring ESR impacts, the upper limit for output capacitance for phase margin restriction is calculated using the following example equation:

$$\begin{aligned} & (50*(111936*I_{\text{OUT}} - 4460544))/(441013* I_{\text{OUT}} *V_{\text{OUT}}*(422400/ I_{\text{OUT}} + (8954880000/ I_{\text{OUT}} + \\ & 178421760000/ I_{\text{OUT}}^2 + (2500* V_{\text{IN}}^2* f_{\text{sw}}^2)/(24649*(4356000*L + V_{\text{IN}} - 2* V_{\text{OUT}})^2) - (3180000* \\ & V_{\text{IN}} *f_{\text{sw}})/(157*(4356000*L + V_{\text{IN}} - 2* V_{\text{OUT}})) + (84480000* V_{\text{IN}} * f_{\text{sw}})/(157* I_{\text{OUT}} *(4356000*L + \\ & V_{\text{IN}} - 2* V_{\text{OUT}})) - (267632640000* V_{\text{IN}} * f_{\text{sw}})/(8321* I_{\text{OUT}}^2*(4356000*L + V_{\text{IN}} - 2* V_{\text{OUT}})) + \\ & (10560000* V_{\text{IN}}^2* f_{\text{sw}}^2)/(1306397* I_{\text{OUT}} *(4356000*L + V_{\text{IN}} - 2* V_{\text{OUT}})^2) + (11151360000* V_{\text{IN}} \\ & ^2* f_{\text{sw}}^2)/(69239041* I_{\text{OUT}}^2*(4356000*L + V_{\text{IN}} - 2* V_{\text{OUT}})^2) + 112360000)^(1/2) - (50* V_{\text{IN}} * \\ & f_{\text{sw}})/(157*(4356000*L + V_{\text{IN}} - 2* V_{\text{OUT}})) - (105600* V_{\text{IN}} * f_{\text{sw}})/(8321* I_{\text{OUT}} *(4356000*L + V_{\text{IN}} - 2* \\ & V_{\text{OUT}})) + 10600) \end{aligned}$$

Since the expression for output capacitance upper limit with phase margin restriction is very complicated, an example of how to use Microsoft® Excel® or MATLAB® for the calculation is introduced in Appendix A.

## 4 Output Capacitance Lower Limit for Internally-Compensated PCM Buck Converter

The chosen capacitance,  $C_O$ , cannot be too small. An output capacitance that is too small could cause worse load-transient performance and loop instability at the same time. Normally for a peak current-mode converter, the lower limit with loop stability is much smaller than the limit with the load-transient performance restriction. So the only method to derive the lower limit through load-transient restriction is introduced in this section.

To calculate the lower limit for output capacitance for a specified  $V_{OUT}$  overshoot and undershoot in load transient, see the *Output Capacitor Selection* section in the [TPS62933 3.8-V to 30-V, 3-A Synchronous Buck Converter in SOT583 Package](#) data sheet<sup>(1)</sup>.

$$C_O > \frac{\Delta I_{OUT}}{f_{SW} \Delta V_{OUT} K} \left[ (1-D)(1+K) + \frac{K^2}{12}(2-D) \right] \quad (20)$$


where

- $D = V_{OUT} / V_{IN}$ , duty cycle of steady state
- $\Delta V_{OUT}$  is targeted output voltage change for load transient
- $\Delta I_{OUT}$  is output current change in load transient
- $K$  is the ripple ratio of the inductor current ( $\Delta I_L / I_{OUT\_MAX}$ )

If the  $C_O$  lower limit calculated from [Equation 20](#) is bigger than the upper limit from [Equation 12](#), there is no available output capacitance range with limitation. A feedforward capacitor must be used to increase phase margin at this condition, which is introduced in the [Stability Analysis and Design of Internally-Compensated Peak Current Mode TPS62933 - Part II: How to Select the Feedforward Capacitor](#) application note.

## 5 Design Example and Experimental Validation for TPS62933

Figure 5-1 illustrates the conclusion of the application design method.



**Figure 5-1. TPS62933 Application Design Flow Chart**

Take the typical application as an example:  $V_{in} = 24\text{ V}$ ,  $V_{out} = 5\text{ V}$ ,  $I_{out} = 3\text{ A}$ ,  $f_{sw} = 1200\text{ kHz}$ .


Based on the inductor selection method introduced in the data sheet, choose an inductance of  $3.3\text{ }\mu\text{H}$  for the application.

Here the upper limit of output capacitance is verified. The  $C_O$  upper limit of  $119.6\text{ }\mu\text{F}$  is obtained with [Equation 12](#) for  $-20\text{ dB/dec}$  crossing and also  $C_O$  upper limit of  $131\text{ }\mu\text{F}$  for  $45\text{ degree}$  phase margin restriction.

Note here the calculated  $C_O$  is the effective value.

The example is validated on the EVM. The C3216X5R1V226M160AC ( $22\text{ }\mu\text{F}$ ) and CGA5L1X7R1H106K160AC ( $10\text{ }\mu\text{F}$ ) are selected here as  $C_O$ . When biased at  $5\text{ V}$ , the effective of C3216X5R1V226M160AC is about  $13.2\text{ }\mu\text{F}$  and the effective of CGA5L1X7R1H106K160AC is about  $9.4\text{ }\mu\text{F}$ .

The upper output capacitance limit is verified with choosing  $C_O = 8 \times 22 \mu\text{F}$ . The effective capacitance is about  $105.6 \mu\text{F}$  and slightly lower than the upper limit of  $119.6 \mu\text{F}$ . Figure 5-2 shows the phase margin is  $45.827$  degrees.



**Figure 5-2. Bode Plot for Output Capacitance Lower Limit Validation**

The test results in Figure 5-2 show the effectiveness of the proposed method. See more validation results in Appendix A.

## 6 Summary

This application note presents a method for selecting an output capacitor for an internally-compensated peak current mode converter, TPS62933. The limitation for output capacitance is derived based on restriction of loop stability and load transient performance. In conclusion, the proposed methods are validated on the EVM.

## 7 References

1. Texas Instruments, [TPS62933 3.8-V to 30-V, 3-A Synchronous Buck Converter in SOT583 Package](#) Data Sheet
2. Texas Instruments, [Loop Response Considerations in Peak Current Mode Buck Converter Design](#) Application Report
3. Franklin, G. F., Powell, J. D., and Emami-Naeini, A. F. (2019). *Feedback Control of Dynamic Systems*, 8<sup>th</sup> Edition. Pearson.

## A Validation and Calculating the Output Capacitance Upper Limit

This appendix contains the [table of validation results](#) for the methods proposed in this document and examples using [Excel](#) or [MATLAB](#) to calculate the output capacitance upper limit.

**Table A-1. Validation of Inductance Limit and Capacitance Upper Limit**

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	f <sub>sw</sub> (kHz)	L <sub>choose</sub> (μH)	High Limit C <sub>O</sub> (μF) Without C <sub>ff</sub>	C <sub>choose</sub> (μF) (C <sub>effective</sub> : 92.4 μF)	PM <sub>bench</sub>
24	5	500	6.8	106	7 × 22 μF (C <sub>effective</sub> : 92.4 μF)	45.034
24	5	1200	3.3	119.6	8 × 22 μF (C <sub>effective</sub> : 105.6 μF)	45.827
24	12	500	12	40.7	7 × 22 μF (C <sub>effective</sub> : 34.475 μF)	46.153


### Note

For V<sub>OUT</sub> = 12-V application, if C<sub>O</sub> is bigger than the high limit, add the feedforward capacitor C<sub>ff</sub> to the boost phase margin. For C<sub>ff</sub> selection, see [Stability Analysis and Design of Internally-Compensated Peak Current Mode TPS62933 - Part II: How to Select the Feedforward Capacitor](#) application note.

If Microsoft Excel is used to calculate the output capacitance upper limit, first input parameters using the following format:

	A	B	C	D	E	F
1	VIN	VOUT	IOUT	fsw	L	Cout Upper Limit
2	12	5	3	5.00E+05	6.80E-06	
3						

- Change the variable name of value A2-E2 to the name A1-E1.



	A	B	C	D	E	F
1	VIN	VOUT	IOUT	fsw	L	Cout Upper Limit
2	12	5	3	5.00E+05	6.80E-06	
3						

- Input the following equation in F2. Input “=” first, then copy and paste the expression of output capacitance upper limit for 45 degree phase margin:

$$\begin{aligned} & (50*(111936*IOUT - 4460544))/(441013* IOUT *VOUT*(422400/ IOUT + (8954880000/ IOUT + \\ & 178421760000/ IOUT ^2 + (2500* VIN ^2* fsw ^2)/(24649*(4356000*L + VIN - 2* VOUT)^2) - (3180000* \\ & VIN *fsw)/(157*(4356000*L + VIN - 2* VOUT)) + (84480000* VIN * fsw)/(157* IOUT *(4356000*L + \\ & VIN - 2* VOUT)) - (267632640000* VIN * fsw)/(8321* IOUT ^2*(4356000*L + VIN - 2* VOUT)) + \\ & (10560000* VIN ^2* fsw ^2)/(1306397* IOUT *(4356000*L + VIN - 2* VOUT)^2) + (11151360000* VIN \\ & ^2* fsw ^2)/(69239041* IOUT ^2*(4356000*L + VIN - 2* VOUT)^2) + 112360000)^(1/2) - (50* VIN * \\ & fsw)/(157*(4356000*L + VIN - 2* VOUT)) - (105600* VIN * fsw)/(8321* IOUT *(4356000*L + VIN - 2* \\ & VOUT)) + 10600) \end{aligned}$$

	A	B	C	D	E	F
1	VIN	VOUT	IOUT	fsw	L	Cout Upper Limit
2	12	5	3	5.00E+05	6.80E-06	8.53334E-05
3						

- Now the output capacitance upper limit for 45 degree phase margin can be calculated with Excel.

If MATLAB is used, implement the following code (as an example):

```
VIN=12;
VOUT=5;
IOUT=3;
fsw=500e3;
L=6.8e-6;
Cout_upper=(50*(111936*IOUT - 4460544))/(441013* IOUT *VOUT*(422400/ IOUT + (8954880000/ IOUT +
178421760000/ IOUT ^2 + (2500* VIN ^2* fsw ^2)/(24649*(4356000*L + VIN - 2* VOUT)^2) - (3180000*
VIN *fsw)/(157*(4356000*L + VIN - 2* VOUT)) + (84480000* VIN * fsw)/(157* IOUT *(4356000*L +
VIN - 2* VOUT)) - (267632640000* VIN * fsw)/(8321* IOUT ^2*(4356000*L + VIN - 2* VOUT)) +
(10560000* VIN ^2* fsw ^2)/(1306397* IOUT *(4356000*L + VIN - 2* VOUT)^2) + (11151360000* VIN ^2*
fsw ^2)/(69239041* IOUT ^2*(4356000*L + VIN - 2* VOUT)^2) + 112360000)^(1/2) - (50* VIN * fsw)/
(157*(4356000*L + VIN - 2* VOUT)) - (105600* VIN * fsw)/(8321* IOUT *(4356000*L + VIN - 2* VOUT)) +
10600))
```

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated