Application Report **Stability Analysis and Design of D-CAP2 and D-CAP3 Converter – Part 2: How to Select Feedforward Capacitor**

i Texas Instruments

Andrew Xiong, Miranda Gu, Zhao Ma

ABSTRACT

In the previous application report SLVAF11, the method to select output capacitor for D-CAP2/D-CAP3 converters without feedforward capacitor ($C_{\rm ff}$) is introduced. On the basis, the method to select $C_{\rm ff}$ is further studied in this application report. First, the necessity to add a $C_{\rm ff}$ for stability in D-CAP2/D-CAP3 converters with high output voltage is analyzed. Then the impacts of $C_{\rm ff}$ on the converter loop are introduced. Combining the $C_{\rm ff}$ impacts and D-CAP2/D-CAP3 loop characteristics, a method to select $C_{\rm ff}$ for stability is proposed by ensuring -20dB/decade slope at converter loop gain crossover frequency. Compared with other $C_{\rm ff}$ selection methods, the bode plot test results without $C_{\rm ff}$ are not needed in the proposed method, which could help with the overall converter application design. Finally, an example is provided as guidance and the proposed method is verified by experiments.

To be noted, the method proposed in this application report can only be used as a reference material. Due to the simplification in deduction and non-ideal factors in reality, the calculated results will have difference with bench test.

Table of Contents

1 Introduction	2
2 Why We Need C _{ff} in High Output Voltage D-CAP2/3 Converter for Stability	2
3 Effects of Feedforward Capacitor on the Loop	
4 C _{ff} Choose Method	
5 Application Design Example of D-CAP2/D-CAP3 Converter with C _{ff}	8
6 Experimental Verification	9
7 Conclusion	. 10
8 References	11
9 Appendix A	. 11

List of Figures

Figure 2-1. Bode Plot of (a) D-CAP2 (b) D-CAP3 Converter	2
Figure 2-2. Loop Gain of a D-CAP2 Converter (a) low Vo with -20dB/Decade Crossing (b) high Vo with -40dB/Decade	
Crossing	2
Figure 2-3. Loop Gain of a D-CAP2 Converter (a) High V _o with -40dB/Decade Crossing (b) Reducing L or C _o for -20dB/	
Decade Crossing	3
Figure 3-1. Scheme of Feedback Divider Including Feedforward Capacitor	4
Figure 3-2. Bode Plot of Transfer Function of FB Divider Including C _{ff}	
Figure 4-1. Correct Method to Use Cff by Only Adding the Cff Zero Inside Bandwidth	
Figure 4-2. Correct Method to Use C _{ff} by Adding Both the C _{ff} Zero and Pole Inside Bandwidth	
Figure 4-3. Incorrect Method to Use C _{ff} by Adding Both the C _{ff} Zero and Pole Inside Bandwidth	6
Figure 4-4. D-CAP2 Converter Loop Gain When Adding $\omega_z < \omega_{cross}$	
Figure 5-1. Design Flow Chart of D-CAP2/D-CAP3 Converter with C _{ff}	
Figure 6-1. Experimental Result without Cff.	
Figure 6-2. Experimental Verification of Proposed Method	

List of Tables

Table 9-1. Validation Results for the Proposed Method 11
--



Trademarks

All trademarks are the property of their respective owners.

1 Introduction

D-CAP series control schemes are widely used in notebook, server, EP power and many other areas due to the advantages of good dynamic performance and less external components [1-2]. The zero formed by output capacitor ESR is used for loop compensation in the original D-CAP control [3- 4]. For some application with small ESR output capacitor, the zero generated by the internal *ripple injection* circuit can be used for compensation instead of the ESR zero in D-CAP2/D-CAP3 control. In the previous application report SLVAF11, it is introduced that a simplified method for D-CAP2/D-CAP3 converter stability design is to ensure the *ripple injection* zero inside bandwidth [5]. On the basis, the output capacitor selection limits are deducted for application design. However, the bandwidth will decrease with increasing output voltage in D-CAP control loop and the *ripple injection* zero is hard to be kept inside bandwidth. In this condition, the feedforward capacitor, that can provide an additional pair of zero and pole in the loop, can be used to ensure system stability. The detailed analysis and selection method of feedforward capacitor $C_{\rm ff}$ are introduced in this application report.

2 Why We Need C_{ff} in High Output Voltage D-CAP2/3 Converter for Stability

The bode plots of D-CAP2/D-CAP3 converters are shown as Figure 2-1. After the LC double poles frequency ω_0 related with inductance and output capacitance, the slope of loop gain can be approximately seen as changing from 0 to -40dB/decade. With the zero injected by the internal *ripple injection* circuit, the slope becomes – 20dB/decade at 0dB, which could bring sufficient phase margin [7].



Figure 2-1. Bode Plot of (a) D-CAP2 (b) D-CAP3 Converter

For a stable D-CAP2/3 converter, if output voltage is increased with no other changes, the system will tend to become unstable, as shown in Figure 2-2. Since the gain before double poles frequency equals to $A_{cp}^*V_{ref}/V_o$, system gain and crossover frequency ω_{cross} will decrease with increasing V_o . If ω_{cross} becomes lower than the frequency of *ripple injection* zero ω_{RI} , system will have a -40dB/decade slope at 0dB, which may cause insufficient phase margin.





For some D-CAP2/3 converters similar to TPS548D22, the ripple injection zero frequency ω_{RI} is adjustable with external configuration (sometimes named as *ramp time constant*, the *ramp* here is the *ripple injection*, time constant is the reciprocal of angular frequency). For TPS548D22, the V_{ref} can also be adjusted for different output voltage to change ω_{cross} . Those features can both help to adjust the relation of ω_{cross} and ω_{RI} and achieve -20dB/decade crossing.

But for most D-CAP2/3 devices to achieve easy design, the ripple injection zero frequency and reference voltage are fixed. So the LC double poles frequency ω_0 must be increased for bandwidth improvement to ensure -20dB/ decade slope at 0dB, as shown in Figure 2-3. However, it can be seen from Equation 1 that the inductance and output capacitance must be reduced to increase LC double poles frequency, which will cause large output ripple and noise. That causes the contradiction between output ripple and stability for D-CAP2/3 converters.



Figure 2-3. Loop Gain of a D-CAP2 Converter (a) High V_o with -40dB/Decade Crossing (b) Reducing L or C_o for -20dB/Decade Crossing

In application report SLVAF11, TPS568230 was used as an example to illustrate the stability design method for a $1.5 \text{ V} \text{ V}_{o}$ low output voltage application. Here the case with 5 V V_o is shown to reflect the contradiction between output ripple and stability in high output voltage application.

The condition for analysis is: V_{in} =12 V, V_o =5 V, I_{outmax} =8 A, f_{sw} =600kHz. First, the range of inductance can be got as 1.52uH-3.04uH, according to the principle to limit inductor current ripple as 20%-40% of I_{outmax} .

Select inductor 744311220 L=2.2uH. Based on the previous proposed selection method of output capacitor, we could get the limits of C_o as 4.7uF-22.3uF. With the upper limit C_o =22.3uF, the output voltage ripple is too large to meet the requirement for lots of application.

It is obvious that reducing L or C_o is just a trade-off solution between output voltage ripple and stability. Compared to that, adding feedforward capacitor $C_{\rm ff}$ is a better solution to ensure converter stability.

Effects of Feedforward Capacitor on the Loop



3 Effects of Feedforward Capacitor on the Loop



Figure 3-1. Scheme of Feedback Divider Including Feedforward Capacitor

The effects of adding feedforward capacitor in the feedback divider are studied in the application report [6]. A feedback divider including $C_{\rm ff}$ is shown as Figure 3-1. $C_{\rm ff}$ will introduce a pair of zero and pole in the converter loop. The angular frequency of the introduced zero and pole are:

$$\omega_{z} = \frac{1}{R_{1} \times C_{ff}}$$

$$\omega_{p} = \frac{1}{C_{ff}} \left(\frac{1}{R_{1}} + \frac{1}{R_{2}} \right)$$
(3)

The effects of the zero and pole introduced by $C_{\rm ff}$ are shown as Figure 3-2.



Figure 3-2. Bode Plot of Transfer Function of FB Divider Including C_{ff}

 $C_{\rm ff}$ has both effects on the loop gain and phase. The loop gain is increased to boost bandwidth and optimize transient response. Also, the phase is boosted to increase the phase margin for system stability.

In application notes [2,8], some methods have been proposed to use $C_{\rm ff}$ for phase margin enhancement. But in those methods, the bode plot results without $C_{\rm ff}$ are always needed to get recommended $C_{\rm ff}$ value. That feature makes those $C_{\rm ff}$ selecting methods more applicable in the solution validation process but not in the application design process.

A new method to choose C_{ff} is proposed in this application report. The bode plot results without C_{ff} are not needed to get the recommended C_{ff} value in this method, which makes it more applicable in application design.



4 C_{ff} Choose Method

This method is implemented by letting the gain cross 0dB with -20dB/decade slope [7]. To be noted, -20dB/ decade gain at 0dB is not a necessary condition for stability. So this method just provides an allowable range for $C_{\rm ff}$ and it doesn't mean the converter will be unstable if $C_{\rm ff}$ exceeds this range.

For the case as Figure 4-1(a) when the *ripple injection* zero frequency ω_{RI} is larger than bandwidth, we can add the C_{ff} zero ω_z inside bandwidth, then the loop gain can cross 0dB with -20dB/decade, as shown in Figure 4-1(b).



Figure 4-1. Correct Method to Use C_{ff} by Only Adding the C_{ff} Zero Inside Bandwidth

In the case as Figure 4-2, the zero and pole introduced by $C_{\rm ff}$ are both added inside bandwidth and the system stability can still be ensured. Although the slope of loop gain becomes -40dB/decade again after the pole ω_p , the loop gain increasement with $C_{\rm ff}$ makes the bandwidth increased and the $\omega_{\rm RI}$ becomes smaller than bandwidth. A -20dB/decade crossing is achieved and system will have enough phase margin.



Figure 4-2. Correct Method to Use C_{ff} by Adding Both the C_{ff} Zero and Pole Inside Bandwidth

In the case as Figure 4-3, both the zero and pole introduced by C_{ff} are inside bandwidth, but the ripple injection zero frequency ω_{RI} is still larger than the bandwidth. At this condition, the loop gain will still cross 0dB with -40dB/decade, which can't ensure the system phase margin.



Figure 4-3. Incorrect Method to Use C_{ff} by Adding Both the C_{ff} Zero and Pole Inside Bandwidth

Above all, we can conclude two restrictions to achieve a stable state with -20dB/decade crossing after adding feedforward capacitor:

A. $\omega_z < \omega_{cross}$; B. avoiding the condition as Figure 4-3.

First we could deduct the limit for restriction A. Based on Figure 4-4, we can know that $\omega_z < \omega_{cross}$ can be achieved by ensuring $\omega_z < \omega_c$. The expression of ω_c is as equation (4). With equations (2) and (4), the lower limit of C_{ff} is derived as equation (5).



Figure 4-4. D-CAP2 Converter Loop Gain When Adding $\omega_z < \omega_{cross}$

$$\omega_{c} = \sqrt{A_{cp} \frac{V_{ref}}{V_{o}}} \times \omega_{0}$$

$$C_{ff} > \frac{1}{R_{1} \omega_{0}} \sqrt{\frac{V_{o}}{A_{cp} V_{ref}}}$$
(5)

To get the limits for restriction B, we could know that Equation 6 corresponds the condition as Figure 4-3. Then the restriction B to avoid that condition corresponds to Equation 7.

20lg(A _p)>0dB	and	$\omega_{RI} > \omega_{cross}$	(6)	

where A_p is the amplitude of gain at ω_p .

6

To get the expressions of A_p and ω_{cross} , we can first get the relation between gain and frequency as Equation 8 through Equation 10.

$$\frac{20 \text{lg}\left(A_{\text{cp}} \frac{V_{\text{ref}}}{V_{\text{o}}}\right) - 20 \text{lg}(A_{z})}{\text{lg}(\omega_{0}) - \text{lg}(\omega_{z})} = -40 \text{dB/decade}$$

(7)

Stability Analysis and Design of D-CAP2 and D-CAP3 Converter – Part 2: How to Select Feedforward Capacitor

(12)

7

$$\frac{20 \lg(A_z) - 20 \lg(A_p)}{\lg(\omega_z) - \lg(\omega_p)} = -20 dB/decade$$
(9)

$$\frac{20 \lg(A_p) - 0}{\lg(\omega_p) - \lg(\omega_{cross})} = -40 dB/decade$$
(10)

Substituting Equation 2 through Equation 3 into Equation 8 through Equation 10, the expressions of Ap and ω_{cross} can be received as Equation 11 and Equation 12.

$$A_{p} = \frac{A_{cp} V_{ref} \omega_{0}^{2}}{V_{o} \omega_{z} \omega_{p}}$$

$$(11)$$

$$\omega_{cross} = \omega_{p} \sqrt{A_{p}}$$

$$(12)$$

Substituting Equation 11 and Equation 12 into Equation 7, we can get Equation 13 as equation for restriction B.

$$C_{ff} \leq \sqrt{\frac{V_{o}LC_{o}(R_{1}+R_{2})}{A_{cp}V_{ref}R_{1}^{2}R_{2}}} \quad \text{or} \quad \omega_{RI} \leq \sqrt{\frac{A_{cp}V_{ref}(R_{1}+R_{2})}{V_{o}LC_{o}R_{2}}}$$
(13)

Combine the Equation 5 for restriction A and Equation 13 for restriction B, Equation 14 and Equation 15 are the limits for C_{ff}.

$$C_{\rm ff} > \frac{1}{R_1 \omega_0} \sqrt{\frac{V_o}{A_{cp} V_{ref}}} , \quad \text{if } \omega_{\rm RI} \le \sqrt{\frac{A_{cp} V_{ref}(R_1 + R_2)}{V_o L C_o R_2}}$$
(14)

$$\frac{1}{R_{1}\omega_{0}}\sqrt{\frac{V_{o}}{A_{cp}V_{ref}}} < C_{ff} \le \sqrt{\frac{V_{o}LC_{o}(R_{1}+R_{2})}{A_{cp}V_{ref}R_{1}^{2}R_{2}}} , \text{ if } \omega_{RI} > \sqrt{\frac{A_{cp}V_{ref}(R_{1}+R_{2})}{V_{o}LC_{o}R_{2}}}$$
(15)

At the meantime, the bandwidth after adding C_{ff} should also be limited under 1/3*f_{sw}. Since it is hard to give a unified method for the estimation of bandwidth and phase margin after adding C_{ff}, it is suggested to verify with the help of simulation model or bench loop test results.



5 Application Design Example of D-CAP2/D-CAP3 Converter with C_{ff}

Figure 5-1 is the design flow chart for D-CAP2/D-CAP3 converter with $C_{\rm ff}$. All the inductance and capacitance used in choosing $C_{\rm ff}$ are effective value considering degrading.



Figure 5-1. Design Flow Chart of D-CAP2/D-CAP3 Converter with C_{ff}

Here TPS568230 is used as an example to illustrate the design method for a 5V V_o application. The condition of example is V_{in} =12 V, V_o =5 V, I_{outmax} =8 A, f_{sw} =600kHz.

First select voltage divider resistors $R_1(R_{top})=220 \text{ k}\Omega$ and $R_2(R_{bottom})=30 \text{ k}\Omega$ to achieve 5 V output with 0.6 V reference voltage. Then, same as the analysis mentioned in section 2, the range of inductance can be got as 1.52 uH-3.04 uH, according to the principle to limit inductor current ripple as 20%-40% of I_{outmax}. And we can select 744311220 inductor and its effective inductance with 8 A current is about 1.8 uH.

About 180uF output capacitance are used to meet output ripple requirement. Here the 885012108012 MLCC are used. With about 52.5% degrading at 5 V bias for the 47 uF capacitance, the effective capacitance of each MLCC is about 22.35 uF. Capacitance of 8 parallel MLCCs are 178.8 uF.

Then the method is used to select C_{ff}. As A_{cp}=29.3 and ω_{RI} =270 k for TPS568230, we can get C_{ff}>44 pF according to Equation 14 and Equation 15. Here we can choose 120 pF C_{ff}.



6 Experimental Verification

The bode plot test result with 180 uF output capacitors and no $C_{\rm ff}$ is shown in Figure 6-1 for comparison. It could be seen that the phase margin is 17.228 degree. The crossover frequency is about 18.54 kHz.





Figure 6-2 shows the validation result with chosen $C_{\rm ff}$ =120 pF using the proposed method. It can be seen that bandwidth is increased from 18.54 kHz to 47.22 kHz, while the phase margin is increased from 17.228 degree to 75.353 degree. Both dynamic performance and stability can be enhanced with the 120 pF $C_{\rm ff}$. That proves the effectiveness of the proposed method.



Figure 6-2. Experimental Verification of Proposed Method



7 Conclusion

A selection method of feedforward capacitor is proposed in this application report for D-CAP2/D-CAP3 converters based on loop stability analysis. First, the necessity of adding $C_{\rm ff}$ in some application with high output voltage is analyzed. Then the impacts of the $C_{\rm ff}$ on the converter loop is introduced and a method to choose $C_{\rm ff}$ for stability is proposed by ensuring -20dB/decade gain slope at gain crossover frequency. Compared with previous methods, the bode plot test results without $C_{\rm ff}$ aren't needed to get recommended $C_{\rm ff}$ value, which makes the method more applicable in application design process. Finally, a detailed flow chart is given to help designing application of D-CAP2/D-CAP3 converter. The proposed method is verified by experiments.

8 References

1. *Frequency Domain Analysis of Fixed On-Time with Bottom Detection Control for Buck Converter*, M. Lin, T. Zaitsu, T. Sato, and T. Nabeshima, IEEE IECON2010, pp.475-479

References

- 2. Texas Instruments, *D-CAP2TM Frequency Response Model based on frequency domain analysis of Fixed On-Time with Bottom Detection having Ripple Injection*, application report.
- 3. Texas Instruments, Loop Stability Analysis of Voltage Mode Buck Regulator with Different Output Capacitor Types Continuous and Discontinuous Modes, application report.
- 4. Understanding and Applying Current-Mode Control Theory, application report.
- 5. Texas Instruments, *Stability Analysis and Design of D-CAP2 and D-CAP3 Converter Part 1: How to Select Output Capacitor*, application report.
- 6. Texas Instruments, *Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor*, application report.
- 7. Feedback Control of Dynamic Systems, Gene F. Franklin, J. David Powell, Abbas Emami-Naeini.
- 8. Texas Instruments, Designing a Feedforward Capacitor for LMR140x0, application report.

9 Appendix A

For TPS568230 I_{outmax} =8 A, V_{ref} =0.6 V. C_o in the table are effective value considering degrading. The large C_{ff} as 1000 pF can be allowed from loop stability view, but it could inject more high frequency noise into feedback and also might affect converter operation. The C_{ff} theoretical calculation methods must be used combined with real situation and bench test results.

V _{in} (V)	V _o (V)	f _{sw} (kHz)	R _{top} /R _{bottom}	L _{limits} (uH)	L _{choose} (uH)	C _o (uF)	C _{ff} limit	C _{ff} choose (pF)	PM _{test} (deg)
6	2.5	600	95 kΩ/30 kΩ	0.76-1.52	1	200	C _{ff} >56pF	70	81.4
								1000	50.8
6	3.3	600	90 kΩ/20 kΩ	0.77-1.55	1	200	C _{ff} >68 pF	80	80.2
								1000	47
18	2.5	600	95 kΩ/30 kΩ	1.12-2.24	1.5	200	C _{ff} >69 pF	82	80
								1000	63
18	3.3	600	90 kΩ/20 kΩ	1.4-2.81	2.2	200	100-236 pF	110	83
								220	75
18	5	600	220 kΩ/30 kΩ	1.88-3.76	2.2	200	51-147 pF	62	72
								140	77

Table 9-1. Validation Results for the Proposed Method

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated