

ABSTRACT

This user's guide describes the evaluation module (EVM) for the TPS25984 eFuse. The TPS25984 device is a 4.5-V to 16-V and 70-A (peak) stackable eFuse with accurate and fast current monitor. This device supports parallel connection of multiple eFuses for higher current designs by actively synchronizing the device states and sharing the loads during start-up and steady-state. The TPS25984 eFuse has an integrated FET with ultra-low ON resistance of 0.8 mΩ, adjustable and robust overcurrent and short-circuit protections, precise load current monitoring, fast overvoltage protection (fixed 16.7-V threshold), adjustable output slew rate control for inrush-current protection, and overtemperature protection to verify FET SOA. The TPS25984 eFuse also has adjustable overcurrent transient blanking timer to support load transients, adjustable undervoltage protection, integrated FET health monitoring and reporting, analog die temperature monitor output, and dedicated fault and power good indication pins.




Table of Contents

| | |
|-----------------------------------------------------------------------------------------------------|-----------|
| 1 Introduction | 3 |
| 1.1 EVM Features..... | 3 |
| 1.2 EVM Applications..... | 3 |
| 2 Description | 3 |
| 3 Schematic | 4 |
| 4 General Configurations | 6 |
| 4.1 Physical Access..... | 6 |
| 4.2 Test Equipment..... | 7 |
| 5 Test Setup and Procedures | 8 |
| 5.1 Hot Plug..... | 9 |
| 5.2 Start-Up With Enable..... | 9 |
| 5.3 Difference Between Current Limit and DVDT Based Start-Up Mechanisms..... | 10 |
| 5.4 Power Up Into Short..... | 11 |
| 5.5 Overvoltage Lockout..... | 12 |
| 5.6 Transient Overload Performance..... | 13 |
| 5.7 Overcurrent Event..... | 14 |
| 5.8 Provision to Apply Load Transient and Overcurrent Event Using an Onboard Switching Circuit..... | 14 |
| 5.9 Output Hot Short..... | 16 |
| 5.10 Quick Output Discharge (QOD)..... | 17 |
| 5.11 Thermal Performance of TPS25984EVM..... | 17 |
| 6 EVAL Board Assembly Drawings and Layout Guidelines | 19 |
| 6.1 PCB Drawings..... | 19 |
| 7 Bill of Materials (BOM) | 22 |
| 8 Revision History | 26 |

List of Figures

| | |
|------------------------------------------------------------------------|----------|
| Figure 3-1. TPS25984EVM eFuse Evaluation Board Schematic (Page 1)..... | 4 |
| Figure 3-2. TPS25984EVM eFuse Evaluation Board Schematic (Page 2)..... | 5 |

| | |
|-------------------------------------------------------------------------------------------------------------|----|
| Figure 5-1. TPS25984EVM Setup With Test Equipment..... | 8 |
| Figure 5-2. TPS25984 eFuse Hot Plug Profile-1..... | 9 |
| Figure 5-3. TPS25984 eFuse Hot Plug Profile-2..... | 9 |
| Figure 5-4. TPS25984 eFuse Start-Up Profile With ENABLE..... | 10 |
| Figure 5-5. Start-Up Profile With ENABLE: Current Sharing Between Two (2) TPS25984 eFuses..... | 10 |
| Figure 5-6. Start-Up With Current Limit Response of TPS25984 eFuse..... | 11 |
| Figure 5-7. Start-Up With Output Slew Rate Control (Only) Response of TPS25984 eFuse..... | 11 |
| Figure 5-8. Power Up Into Output Short Response of TPS25984 eFuse..... | 12 |
| Figure 5-9. Power Up Into Output Short Response in TPS25984EVM: Current Sharing Between Two (2) eFuses..... | 12 |
| Figure 5-10. Overvoltage Lockout Response of TPS25984 eFuse..... | 12 |
| Figure 5-11. Transient Overload Performance of TPS25984 eFuse..... | 13 |
| Figure 5-12. Transient Overload Performance in TPS25984EVM: Current Sharing Between Two (2) eFuses..... | 13 |
| Figure 5-13. Overcurrent Performance of TPS25984 eFuse-1..... | 14 |
| Figure 5-14. Overcurrent Performance of TPS25984 eFuse-2..... | 14 |
| Figure 5-15. Transient Overload Performance in TPS25984EVM Using the Onboard Switching Circuit..... | 15 |
| Figure 5-16. Persistent Overload Performance in TPS25984EVM Using the Onboard Switching Circuit..... | 15 |
| Figure 5-17. Output Hot Short Response of TPS25984 eFuse..... | 16 |
| Figure 5-18. QOD Enabled on TPS25984 eFuse..... | 17 |
| Figure 5-19. QOD Disabled on TPS25984 eFuse..... | 17 |
| Figure 5-20. Thermal Performance of TPS25984EVM..... | 18 |
| Figure 6-1. TPS25984EVM Board: Top Assembly..... | 19 |
| Figure 6-2. TPS25984EVM Board: Bottom Assembly..... | 19 |
| Figure 6-3. TPS25984EVM Board: Top Layer..... | 19 |
| Figure 6-4. TPS25984EVM Board: Bottom Layer..... | 19 |
| Figure 6-5. TPS25984EVM Board: Layer 2 (Power)..... | 20 |
| Figure 6-6. TPS25984EVM Board: Layer 3 (Power)..... | 20 |
| Figure 6-7. TPS25984EVM Board: Layer 4 (Signal)..... | 20 |
| Figure 6-8. TPS25984EVM Board: Layer 5 (Signal)..... | 20 |
| Figure 6-9. TPS25984EVM Board: Layer 6 (Power)..... | 21 |
| Figure 6-10. TPS25984EVM Board: Layer 7 (Power)..... | 21 |

List of Tables

| | |
|-------------------------------------------------------------------------------|----|
| Table 2-1. TPS25984EVM eFuse Evaluation Board Options and Setting..... | 3 |
| Table 4-1. Input and Output Connector Functionality..... | 6 |
| Table 4-2. Test Points Description..... | 6 |
| Table 4-3. Jumper Descriptions and Default Positions..... | 7 |
| Table 4-4. LED Descriptions..... | 7 |
| Table 5-1. Default Jumper Setting for TPS25984EVM eFuse Evaluation Board..... | 8 |
| Table 7-1. TPS25984EVM Bill of Materials..... | 22 |

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TPS25984EVM eFuse evaluation board allows reference circuit evaluation of Texas Instruments (TI) TPS25984 eFuse. The TPS25984 device is a 4.5-V to 16-V and 70-A (peak) stack-able eFuse with accurate and fast current monitor. This device supports parallel connection of multiple eFuses for higher current designs by actively synchronizing the device states and sharing the loads during start-up and steady-state. The TPS25984 eFuse has an integrated FET with ultra-low ON resistance of 0.8 m Ω , adjustable and robust overcurrent and short-circuit protections, precise load current monitoring, fast overvoltage protection (fixed 16.7-V threshold), adjustable output slew rate control for inrush current protection, and over-temperature protection to verify FET SOA. The TPS25984 eFuse also has adjustable overcurrent transient blanking timer to support load transients, adjustable undervoltage protection, integrated FET health monitoring and reporting, analog die temperature monitor output, and dedicated fault and power good indication pins.

1.1 EVM Features

TPS25984EVM comes with two (2) TPS25984 eFuses connected in parallel to evaluate a 12-V (typical) and 110-A (steady-state) design. TPS25984EVM eFuse evaluation board features include:

- 5-V to 16-V (typical) operation
- 14-A to 120-A programmable circuit breaker threshold using onboard jumpers
- Adjustable reference voltage for overcurrent protection and active current sharing blocks
- Adjustable output voltage slew rate control
- Adjustable transient current blanking timer
- Adjustable current limit during start-up and active current sharing threshold using onboard jumpers
- TVS diode for input and Schottky diode for output transient protections
- LED status for power good and fault indications
- Options to engage the power cycle and the quick output discharge (QOD)
- Option to apply custom load transients using onboard MOSFETs, gate drive circuit, and load resistors

1.2 EVM Applications

This EVM can be used on the following applications:

- Input hotswap and hotplug
- [Server](#) and [high performance computing](#)
- [Network interface cards](#)
- [Graphics and hardware accelerator cards](#)
- [Datacenter switches](#) and [routers](#)
- Fan trays
- Switches/routers

2 Description

The TPS25984EVM enables the evaluation of TPS259840x and TPS259841x eFuses from TPS25984 family. This EVM has two (2) TPS259840x eFuses connected in parallel. The input power is applied across the connectors T1 and T3, while T2 and T3 provide the output connection for the EVM; refer to the schematic in [Figure 3-1](#) and EVM test setup in [Figure 5-1](#). TVS diodes D1 and D2 provide the input protection from transient overvoltages. Schottky diodes D3 and D4 protect the output by clamping the negative voltage excursion at the OUT pins of TPS25984 eFuses within the minimum absolute rating.

SW1 allows to do power cycle and SW2 enables the quick output discharge (QOD). Power Good (PG) and fault (FLTb and FLTb2) indicators are provided by LED DG1, DR1, and DR2 respectively.

Table 2-1. TPS25984EVM eFuse Evaluation Board Options and Setting

| EVM Function | V _{IN} UVLO Threshold | V _{IN} OVLO Threshold | ITIMER | Output Slew Rate (dv/dt) | IMON | ILIM | ILIM2 | IREF |
|---------------------------------------------------------------------|--------------------------------|--------------------------------|-------------------------------|----------------------------------------------|----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|-------|----------------------------|
| Performance evaluation of TPS25984, 4.5-V to 16-V, 55-A (RMS) eFuse | 5 V | 16.7 V | Selectable - 1.4 ms and 14 ms | Selectable - 1.2 V/ms, 1.8 V/ms, and 12 V/ms | Selectable - 120 A and 70 A with V _{REF} of 1 V | Selectable - 38 A and 22 A of inrush current limit and 59 A and 35 A of active current sharing threshold with V _{REF} of 1 V | | Selectable - 1 V and 0.8 V |

3 Schematic

Figure 3-1 illustrates the EVM schematic.




Figure 3-1. TPS25984EVM eFuse Evaluation Board Schematic (Page 1)

4 General Configurations

4.1 Physical Access

Table 4-1 lists the TPS25984EVM eFuse Evaluation Board input and output connectors functionalities. Table 4-2 and Table 4-3 describe the availability of test points and the functionalities of the jumpers. Table 4-4 presents the functions of the signal LEDs.

Table 4-1. Input and Output Connector Functionality

| Connector | Label | Description |
|-----------|-----------|------------------------------------------------------------------|
| T1 | VIN (+) | Positive terminal for the input power to the EVM |
| T2 | VOOUT (+) | Positive terminal for the output power from the EVM |
| T3 | PGND (-) | Negative terminal for the EVM (Common for both input and output) |

Table 4-2. Test Points Description

| Test Points | Label | Description |
|-------------|--------------|-------------------------------------------------------------------------------------------------------|
| TP1 | S1_P | Kelvin sensing points to measure on-resistance: Primary Device (U1) |
| TP2 | S1_N | |
| TP3 | S2_P | Kelvin sensing points to measure on-resistance: Secondary Device (U2) |
| TP4 | S2_N | |
| TP5 | VIN | Input Voltage |
| TP6 | VOOUT | Output Voltage |
| TP7 | MODE2 | MODE selection: Secondary Device |
| TP8 | FLTb2 | Open-drain active low fault indication: Primary Device |
| TP9 | VDD-PRI | Controller input power: Primary Device |
| TP10 | FLTb | Open-drain active low fault indication: Primary Device |
| TP11 | SWEN | Open-drain signal to indicate and control power switch ON and OFF status |
| TP12 | TEMP | Maximum device die temperature monitor analog voltage output with two (2) TPS25984 eFuses in parallel |
| TP13 | DVDT | Start-up output slew rate control |
| TP14 | ITIMER | Overcurrent blanking timer: Primary Device |
| TP15 | IMON | Load current monitor and overcurrent and fast-trip thresholds during steady state |
| TP16 | ILIM2 | Current limit and fast-trip threshold during start-up: Secondary Device |
| TP17 | ILIM | Current limit and fast-trip threshold during start-up: Primary Device |
| TP18 | IREF | Reference voltage for overcurrent and short-circuit protections, and active current sharing blocks |
| TP19 | MODE | MODE selection: Primary Device |
| TP20 | PG | Open-drain active high power good indication |
| TP21 | ITIMER2 | Overcurrent blanking timer: Secondary Device |
| TP22 | EN | Active high enable input |
| TP23 | VDD-SEC | Controller input power: Secondary Device |
| TP24 | VDD PULLUP | 5 V pullup power supply generated using a LDO from VIN |
| TP25 | VCC EXTERNAL | External pullup power supply |
| TP26 | GD EXTERNAL | External gate signal for custom load transient |
| TP27 | PGND | Supply Ground |

Table 4-2. Test Points Description (continued)

| Test Points | Label | Description |
|-------------|-------|---------------|
| QGND1 | QGND | Device Ground |
| G1 | QGND | |
| G2 | QGND | |

Table 4-3. Jumper Descriptions and Default Positions

| Jumper | Label | Description | Default Jumper Position |
|--------|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|
| J1 | SWEN | 1-2 Position: The SWEN pull-up supply is generated from VIN using a Zener diode (RZ2 populated and RZ3 depopulated) or using a LDO (RZ2 depopulated and RZ3 populated) | 1-2 |
| | | 2-3 Position: The SWEN pin is connected to the ITIMER pin of the Primary Device through a 100-kΩ resistor | |
| J2 | DVDT | 1-2 Position sets the output slew rate to 1.8-V/ms | 5-6 |
| | | 3-4 Position sets the output slew rate to 12-V/ms | |
| | | 5-6 Position sets the output slew rate to 1.2-V/ms | |
| J3 | ITIMER | 1-2 Position sets the overcurrent blanking timer to 1.4-ms | 3-4 |
| | | 3-4 Position sets the overcurrent blanking timer to 14-ms | |
| J4 | IMON | 1-2 Position sets the circuit breaker threshold to 120-A with V_{IREF} of 1-V | 1-2 |
| | | 3-4 Position sets the circuit breaker threshold to 70-A with V_{IREF} of 1-V | |
| J5 | ILIM | 1-2 Position sets the inrush current limit to 38-A and the active current sharing threshold to 59-A with V_{IREF} of 1-V: Primary Device | 1-2 |
| | | 3-4 Position sets the inrush current limit to 22-A and the active current sharing threshold to 35-A with V_{IREF} of 1-V: Primary Device | |
| J6 | IREF | 1-2 Position sets the reference voltage for overcurrent, short-circuit protection, and active current sharing blocks to 0.8-V | 3-4 |
| | | 3-4 Position sets the reference voltage for overcurrent, short-circuit protection, and active current sharing blocks to 1-V | |
| J7 | ILIM2 | 1-2 Position sets the inrush current limit to 38-A and the active current sharing threshold to 59-A with V_{IREF} of 1-V: Secondary Device | 1-2 |
| | | 3-4 Position sets the inrush current limit to 22-A and the active current sharing threshold to 35-A with V_{IREF} of 1-V: Secondary Device | |
| J8 | VDD PULL-UP POWER SUPPLY | 1-2 Position provides the VDD pull-up supply from the external power source | 2-3 |
| | | 2-3 Position provides the VDD pull-up supply from the onboard 12-V to 5-V LDO | |
| J9 | EXTERNAL GATE SIGNAL | 1-2 Position provides the GATE signal to the MOSFETs (Q4 – Q6) from the onboard mono-shot | 1-2 |
| | | 2-3 Position provides the GATE signal to the MOSFETs (Q4 – Q6) from the external signal generator | |

Table 4-4. LED Descriptions

| LED | Description |
|-----|-------------------------------------------|
| DG1 | When ON, indicates that PG is asserted |
| DR1 | When ON, indicates that FLTb is asserted |
| DR2 | When ON, indicates that FLTb2 is asserted |

4.2 Test Equipment

4.2.1 Power Supplies

One adjustable power supply with 0-V to 30-V output and 0-A to 200-A output current limit.

4.2.2 Meters

Minimum of a Digital Multi Meter (DMM) needed.

4.2.3 Oscilloscope

A DPO2024 or equivalent, three 10x voltage probes, and a DC current probe.

4.2.4 Loads

One resistive load or equivalent which can tolerate up to 200-A DC load at 24 V and capable of the output short.

5 Test Setup and Procedures

In this user's guide, the test procedure is described for TPS25984 eFuse. Make sure the evaluation board has default jumper settings as shown in [Table 5-1](#).

Table 5-1. Default Jumper Setting for TPS25984EVM eFuse Evaluation Board

| J1 | J2 | J3 | J4 | J5 | J6 | J7 | J8 | J9 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1-2 | 5-6 | 3-4 | 1-2 | 1-2 | 3-4 | 1-2 | 2-3 | 1-2 |




Figure 5-1. TPS25984EVM Setup With Test Equipment

Follow these instructions before starting any test and repeat again before moving to the next test:



- Set the power supply output (VIN) to zero volts.
- Turn off the power supply.
- Adjust the jumper positions on EVM to the default configuration as shown in [Table 5-1](#).
- Turn the power supply on and set the power supply for output (VIN) to 12 V, 200 A, and keep the power supply output disabled.
- Enable the power supply output so that the EVM gets the input power supply.

5.1 Hot Plug

Use the following instructions to measure the inrush current during hot plug event:

1. Configure the jumper J2 position to the desired slew rate mentioned in [Table 4-3](#).
2. Configure the jumpers J5 and J7 positions to the desired current limits during start-up as mentioned in [Table 4-3](#).
3. Configure the jumper J6 position to desired reference voltage for overcurrent protection and active current sharing as specified in [Table 4-3](#).
4. Connect a load of $1.2\ \Omega$ between VOUT (Connector T2) and PGND (Connector T3).
5. Connect the negative terminal of the power supply to connector T3.
6. Set the input supply voltage VIN to 12 V and current limit to 100 A. Enable the power supply.
7. Hot plug the positive terminal of the power supply at connector T1.
8. Observe the waveforms at VOUT (TP6) and input current using an oscilloscope to measure the slew rate and rise time of the VOUT with a given input voltage of 12 V.

[Figure 5-2](#) and [Figure 5-3](#) show the examples of inrush current captured on the TPS25984EVM eFuse evaluation board with two (2) devices in parallel during the hot plug event.




5.2 Start-Up With Enable

Use the following instructions to power up the TPS25984 eFuse with ENABLE:


1. Configure the jumper J2 position to the desired slew rate mentioned in [Table 4-3](#).
2. Configure the jumpers J5 and J7 positions to the desired current limits during start-up as mentioned in [Table 4-3](#).
3. Configure the Jumper J6 position to desired reference voltage for overcurrent protection and active current sharing as mentioned in [Table 4-3](#).
4. Set the input supply voltage VIN to 12 V and current limit to 100 A.
5. Connect a load of $1.2\ \Omega$ between VOUT (Connector T2) and PGND (Connector T3).
6. Connect the input supply between VIN (Connector T1) and PGND (Connector T3).
7. Turn on the power supply by keeping the device disabled using the switch SW1.
8. Enable the eFuses by releasing the switch SW1.
9. Observe the waveform at VOUT (TP6) and input current using an oscilloscope to measure the slew rate and rise time of the VOUT with a given input voltage of 12 V.

[Figure 5-4](#) and [Figure 5-5](#) show the start-up profile of TPS25984 eFuse with ENABLE using two (2) devices in parallel.



$V_{IN} = 12\text{ V}$, EN stepped up from 0 V to 3 V, $C_{OUT} = 18.47\text{ mF}$,
 $R_{LOAD} = 1.2\text{ }\Omega$, and $C_{DVDT} = 33\text{ nF}$

Figure 5-4. TPS25984 eFuse Start-Up Profile With ENABLE



$V_{IN} = 12\text{ V}$, EN stepped up from 0 V to 3 V, $R_{LIM} = 400\text{ }\Omega$,
 $R_{LIM2} = 400\text{ }\Omega$, $R_{IREF} = 40.2\text{ k}\Omega$, $C_{OUT} = 25.27\text{ mF}$, $R_{LOAD} = 0.5\text{ }\Omega$, and $C_{DVDT} = 22\text{ nF}$



Figure 5-5. Start-Up Profile With ENABLE: Current Sharing Between Two (2) TPS25984 eFuses

5.3 Difference Between Current Limit and DVDT Based Start-Up Mechanisms

Use the following instructions to perform the start-up with current limit test:

1. Configure the jumper J2 position to the desired slew rate mentioned in [Table 4-3](#).
2. Configure the jumpers J5 and J7 positions to the desired current limits during start-up as mentioned in [Table 4-3](#).
3. Configure the Jumper J6 position to desired reference voltage for overcurrent protection and active current sharing as mentioned in [Table 4-3](#).
4. Set the input supply voltage V_{IN} to 12 V and current limit to 100 A.
5. Connect a load of $0.9\text{ }\Omega$ between VOUT (Connector T2) and PGND (Connector T3).
6. Connect the input supply between VIN (Connector T1) and PGND (Connector T3).
7. Turn on the power supply by keeping the device disabled using the switch SW1.
8. Enable the eFuse by releasing the switch SW1.
9. Observe the waveform at VOUT (TP6) and input current using an oscilloscope. The main intention of this experiment is to observe the output voltage and input current profiles and time required to complete the inrush with two different ILIM set points having all other test conditions identical. The inrush current hits the current limit set point in one case, but does not in the next.

[Figure 5-6](#) and [Figure 5-7](#) show the difference between the current limit and DVDT based start-up mechanisms on the TPS25984EVM eFuse evaluation board having two (2) devices in parallel for R_{LIM} of 680, R_{LIM2} of 680 Ω , R_{LIM} of 402, and R_{LIM2} of 402 Ω .



5.5 Overvoltage Lockout

Use the following instructions to perform the overvoltage protection test:

1. Set the input supply voltage V_{IN} to 12 V and current limit to 100 A. Apply the supply between V_{IN} (Connector T1) and PGND (Connector T3) and enable the power supply.
2. Apply a load of $1.2\ \Omega$ between V_{OUT} (Connector T2) and PGND (Connector T3).
3. Increase the input supply V_{IN} from 12 V to 18 V and observe the waveforms using an oscilloscope.

Figure 5-10 shows overvoltage lockout response of TPS25984 eFuse on TPS25984EVM eFuse Evaluation Board.

Note

The input TVS diodes must be removed during the overvoltage protection test. Make sure to put the diodes back after this experiment.





Figure 5-10. Overvoltage Lockout Response of TPS25984 eFuse

5.6 Transient Overload Performance

Use the following instructions to observe the transient overload performance:


1. Configure the Jumper J3 to an appropriate position to obtain required overcurrent blanking period (t_{TIMER}) as per [Table 4-3](#).
2. Configure the Jumper J6 position to desired reference voltage for overcurrent protection and active current sharing as mentioned in [Table 4-3](#).
3. Configure the Jumper J4 in a good position to set required circuit breaker threshold (I_{OCP}) as per [Table 4-3](#).
4. Connect an electronic load (capable of applying load transients of up to 200 A) between VOUT (Connector T2) and PGND (Connector T3) and leave the load disabled.
5. Set the input supply voltage VIN to 12 V and current limit of 200 A.
6. Connect the power supply between VIN (Connector T1) and PGND (Connector T3) and enable the power supply.
7. Now apply an overload using the electronic load in the range of $I_{OCP} < I_{LOAD} < 2 \times I_{OCP}$ for a time duration less than t_{TIMER} decided by using jumper J3.
8. Observe the waveforms using an oscilloscope.

Figure 5-11 and Figure 5-12 show transient overload performance of TPS25984 eFuse on TPS25984EVM eFuse evaluation board with two (2) devices in parallel.



$V_{IN} = 12\text{ V}$, $C_{TIMER} = 22\text{ nF}$, $C_{OUT} = 470\text{ }\mu\text{F}$, $R_{IMON} = 1.1\text{ }\parallel\text{ }1.1\text{ k}\Omega$, $R_{IREF} = 40.2\text{ k}\Omega$, I_{OUT} ramped from 100 A to 175 A then 100 A within 10 ms

Figure 5-11. Transient Overload Performance of TPS25984 eFuse



$V_{IN} = 12\text{ V}$, $C_{TIMER} = 22\text{ nF}$, $C_{OUT} = 470\text{ }\mu\text{F}$, $R_{IMON} = 1.1\text{ }\parallel\text{ }1.1\text{ k}\Omega$, $R_{IREF} = 40.2\text{ k}\Omega$, I_{OUT} ramped from 98 A to 180 A then 98 A within 10 ms



Figure 5-12. Transient Overload Performance in TPS25984EVM: Current Sharing Between Two (2) eFuses

5.7 Overcurrent Event

Use the following instructions to perform the overcurrent test on TPS25984 eFuse:

1. Configure the Jumper J3 to an appropriate position to obtain required overcurrent blanking period (t_{TIMER}) as per [Table 4-3](#).
2. Configure the Jumper J6 position to desired reference voltage for overcurrent protection and active current sharing as mentioned in [Table 4-3](#).
3. Configure the Jumper J4 in a good position to set required circuit breaker threshold (I_{OCP}) as per [Table 4-3](#).
4. Connect an electronic load (capable of applying load transients of up to 200 A) between VOUT (Connector T2) and PGND (Connector T3) and leave the load disabled.
5. Set the input supply voltage VIN to 12 V and current limit of 200 A.
6. Connect the power supply between VIN (Connector T1) and PGND (Connector T3) and enable the power supply.
7. Now apply an overload using the electronic load in the range of $I_{\text{OCP}} < I_{\text{LOAD}} < 2 \times I_{\text{OCP}}$ for a time duration more than t_{TIMER} decided by using jumper J3.
8. Observe the waveforms using an oscilloscope.

[Figure 5-13](#) and [Figure 5-14](#) show the circuit breaker response of TPS25984 eFuse on TPS25984EVM eFuse evaluation board with two (2) devices in parallel.



5.8 Provision to Apply Load Transient and Overcurrent Event Using an Onboard Switching Circuit

The TPS25984EVM provides an add-on circuit to facilitate load transients and persistent overcurrent events. The implementation consists of three (3) low side MOSFETs (Q4, Q5, and Q6) and a monoshot gate driver circuit (U4 and U5) as well as six (6) onboard load resistors of 1 Ω each (R16 to R21) in parallel. Using a single pole single through (SPST) switch (S1), the monoshot gate driver generates gate signals of 1-ms, 2-ms, 5-ms, 10-ms, and 20-ms durations. By doing this, the low side MOSFETs (Q4, Q5, and Q6) are turned on for that specific duration, creating a load transient in addition to the steady-state load. Use the following instructions to apply a load transient or persistent overcurrent event using this onboard switching circuit:

1. Configure the Jumper J3 to an appropriate position to obtain required overcurrent blanking period (t_{TIMER}) as per [Table 4-3](#).
2. Configure the Jumper J6 position to desired reference voltage for overcurrent protection and active current sharing as mentioned in [Table 4-3](#).
3. Configure the Jumper J4 in an acceptable position to set required circuit breaker threshold (I_{OCP}) as per [Table 4-3](#).


4. Set the input supply voltage V_{IN} to 12 V and current limit to 200 A.
5. Connect the power supply between V_{IN} (Connector T1) and PGND (Connector T3), then enable the power supply.
6. Apply a steady-state load between V_{OUT} (Connector T2) and PGND (Connector T3).
7. Use the single pole single through (SPST) switch (S1) to configure the transient load turn on duration.
8. Press the switch SW3 to turn on the Q5, Q6, and Q7 MOSFETs, which creates a load transient of 72 A (typical) between V_{OUT} and PGND with 12-V output.
9. Observe the waveforms of V_{OUT} (TP6), MOSFET GATE (J9), and input current using an oscilloscope.

Another option is to apply a custom load transient using an external function generator, connected between TP26 and TP27, and the shunt of jumper J9 set to "2-3".

CAUTION


In that case, make sure to limit the transient load current magnitude to a safe level for reliable operation of the load resistors (R16 to R21) based on their maximum permissible peak pulse power vs pulse duration plot.

Figure 5-15 and Figure 5-16 show the test waveforms of transient overload and persistent overload events respectively using the on-board switching circuit.



$V_{IN} = 12\text{ V}$, $C_{TIMER} = 22\text{ nF}$, $C_{OUT} = 470\text{ }\mu\text{F}$, $R_{IMON} = 1.1\text{ }\parallel\text{ }1.1\text{ k}\Omega$, $R_{REF} = 40.2\text{ k}\Omega$, $I_{OUT}(\text{Steady-State}) = 100\text{ A}$, and $I_{OUT}(\text{Transient}) = 69\text{ A}$ for 9 ms

Figure 5-15. Transient Overload Performance in TPS25984EVM Using the Onboard Switching Circuit



$V_{IN} = 12\text{ V}$, $C_{TIMER} = 22\text{ nF}$, $C_{OUT} = 470\text{ }\mu\text{F}$, $R_{IMON} = 1.1\text{ }\parallel\text{ }1.1\text{ k}\Omega$, $R_{REF} = 40.2\text{ k}\Omega$, $I_{OUT}(\text{Steady-State}) = 100\text{ A}$, and $I_{OUT}(\text{Transient}) = 69\text{ A}$ for 18 ms


Figure 5-16. Persistent Overload Performance in TPS25984EVM Using the Onboard Switching Circuit

5.9 Output Hot Short

Use the following instructions to perform the output hot short test:

1. Set the input supply voltage V_{IN} to 12 V and connect the power supply between V_{IN} (Connector T1) and PGND (Connector T3).
2. Turn ON the power supply.
3. Short the output of the device for example, V_{OUT} (Connector T2) to PGND (Connector T3) through a shorter cable, which is just enough to insert a 150 A current probe.
4. Observe the waveforms using an oscilloscope.

Figure 5-17 shows the test waveforms of output hot short on the TPS25984EVM with two (2) TPS25984 eFuses in parallel.



$V_{IN} = 12\text{ V}$, $R_{IMON} = 1.1\ \Omega \parallel 1.1\ \text{k}\Omega$, $R_{REF} = 40.2\ \text{k}\Omega$, and $C_{OUT} = 10\ \mu\text{F}$

Figure 5-17. Output Hot Short Response of TPS25984 eFuse

Make sure there is sufficient input capacitor to eliminate voltage dips at the input. A combination of electrolytic and ceramic capacitors are preferred. With these capacitors, a large current can be provided for a short period of time during short-circuit.

Note

Obtaining repeatable and similar short-circuit testing results is very difficult. The following contributes to the variation in results:

- Source bypassing
- Input leads
- Board layout
- Component selection
- Output shorting method
- Relative location of the short
- Instrumentation


The actual short exhibits a certain degree of randomness because the short microscopically bounces and arcs. Make sure that configuration and methods are used to obtain realistic results. Hence, do not expect to see waveforms exactly like the waveforms in this user's guide because every setup is different.

5.10 Quick Output Discharge (QOD)

Use the following instructions to observe the Quick Output Discharge (QOD) functionality:

1. Set the input supply voltage V_{IN} to 12 V and current limit to 10 A. Turn ON the power supply.
2. Use the switch SW1 to connect the EN/UVLO pin to ground to do power cycling.
3. Use the switch SW2 to enable the QOD by making the voltage at EN/UVLO pin in the range of 0.8 V–1.1 V with the input voltage of 9.8 V–13.5 V.
4. Observe the waveforms of V_{IN} (TP5), V_{OUT} (TP6), PG (TP20), and EN (TP22) using an oscilloscope.

In [Figure 5-18](#), the turn-off performance of the TPS25984 eFuse with QOD enabled is shown, whereas [Figure 5-19](#) illustrates the turn-off performance with QOD disabled on the TPS25984EVM eFuse evaluation board.



5.11 Thermal Performance of TPS25984EVM

Use the following instructions to evaluate the thermal performance of TPS25984EVM:

1. Configure the Jumper J6 position to desired reference voltage (V_{IREF}) for overcurrent protection and active current sharing as mentioned in [Table 4-3](#). The "3-4" position of the jumper J6 is selected in this experiment, which makes V_{IREF} as 1 V (typical).
2. Configure the jumper J4 in a good position to set required circuit breaker threshold (I_{OCP}) as per [Table 4-3](#). The "1-2" position of the jumper J4 is selected in this experiment, which makes I_{OCP} as 120 A (typical) with V_{IREF} as 1 V (typical).
3. Set the input supply voltage V_{IN} to 12 V and current limit of 115 A.
4. Connect the power supply between V_{IN} (Connector T1) and PGND (Connector T3) and enable the power supply.
5. Now apply a load of 110 A (DC) between V_{OUT} (Connector T2) and PGND (Connector T3) for half an hour or more to reach the thermal equilibrium point.
6. Capture the thermal image of the EVM or monitor the voltage at TEMP (TP12) pin using a digital multimeter. Voltage at the TEMP (V_{TEMP}) pin reports the maximum die temperature between two (2) TPS25984 eFuses, which can be obtained using [Equation 1](#).

$$T_J(^{\circ}\text{C}) = \left[25 + \left\{ \frac{V_{TEMP}(mV) - 677.6}{2.72 (mV/^{\circ}\text{C})} \right\} \right] \quad (1)$$



$V_{IN} = 12\text{ V}$, $I_{OUT} = 110\text{ A}$, $T_A = 25^\circ\text{C}$, and no external air flow

Figure 5-20. Thermal Performance of TPS25984EVM

Figure 5-20 shows the thermal performance of TPS25984EVM with two (2) TPS25984 eFuses in parallel.

6 EVAL Board Assembly Drawings and Layout Guidelines

6.1 PCB Drawings

Figure 6-1 and Figure 6-2 show the component placements of the EVM. A pictorial representation of the TPS25984EVM PCB layers can be found in Figure 6-3 to Figure 6-10.




Figure 6-1. TPS25984EVM Board: Top Assembly




Figure 6-2. TPS25984EVM Board: Bottom Assembly




Figure 6-3. TPS25984EVM Board: Top Layer




Figure 6-4. TPS25984EVM Board: Bottom Layer




Figure 6-5. TPS25984EVM Board: Layer 2 (Power)




Figure 6-6. TPS25984EVM Board: Layer 3 (Power)




Figure 6-7. TPS25984EVM Board: Layer 4 (Signal)




Figure 6-8. TPS25984EVM Board: Layer 5 (Signal)





Figure 6-9. TPS25984EVM Board: Layer 6 (Power)

Figure 6-10. TPS25984EVM Board: Layer 7 (Power)

Note

Analog signal nets, such as IREF, IMON, and TEMP, must be routed away as much as possible from power nets, such as VIN, VOUT, and PGND.

7 Bill of Materials (BOM)

Table 7-1 lists the EVM BOM.

Table 7-1. TPS25984EVM Bill of Materials

| Designator | Quantity | Value | Description | Footprint | PartNumber | Manufacturer | Comments |
|---------------------------|----------|---------|---------------------------------------------------------------------------------------|---------------------------------|----------------------|---------------------------|----------|
| IPC1 | 1 | | Printed Circuit Board | | PSIL196 | Any | |
| C1, C3, C6, C10, C12, C14 | 6 | 1uF | CAP, CERM, 1 uF, 35 V, +/- 10%, X7R, 0603 | 0603 | C1608X7R1V105K080AC | TDK | |
| C2, C4, C11, C13, CT4 | 5 | 0.1uF | CAP, CERM, 0.1 uF, 50 V, +/- 10%, X7R, AEC-Q200 Grade 1, 0603 | 0603 | C0603C104K5RACAUTO | Kemet | |
| C5, C15 | 2 | 2.2uF | CAP, CERM, 2.2 uF, 35 V, +/- 10%, X5R, 0603 | 0603 | GRM188R6YA225KA12D | MuRata | |
| C7 | 1 | 47 nF | Cap Ceramic 0.047uF 25 V X7R 5% SMD 0603 125°C Paper T/R | FP-C0603C473J3 RAC7867_0603-MFG | C0603C473J3RAC7867 | KEMET | |
| C8 | 1 | 1000 pF | CAP, CERM, 1000 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603 | GRM1885C1H102JA01D | MuRata | |
| C9, C19 | 2 | 2.2uF | CAP, CERM, 2.2 uF, 25 V, +/- 10%, X7S, 0603 | 0603L | GRM188C71E225KE11D | MuRata | |
| C20, C21 | 2 | 0.1uF | CAP, CERM, 0.1 uF, 50 V, +/- 10%, X7R, 0603 | 0603 | 06035C104KAT2A | AVX | |
| C22 | 1 | 1uF | CAP, CERM, 1 uF, 25 V, +/- 10%, X7R, AEC-Q200 Grade 1, 0603 | 0603 | GCM188R71E105KA64D | MuRata | |
| C23, C24, C25, C27 | 4 | 100 pF | CAP, CERM, 100 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603S | 885012006057 | Wurth Elektronik | |
| C26 | 1 | 0.1uF | CAP, CERM, 0.1 uF, 16 V, +/- 10%, X7R, 0603 | 0603 | CL10B104K08WPNC | Samsung Electro-Mechanics | |
| CD2, CT2 | 2 | 22 nF | Cap Ceramic 22000 pF 50 V X7R 10% Pad SMD 0603 Soft Termination +125°C Automotive T/R | FP-GCJ188R71H2 23KA01D_0603-MFG | GCJ188R71H223KA01D | Murata | |
| CD3 | 1 | 33 nF | Cap Ceramic 33000 pF 50 V X7R 10% Pad SMD 0603 Soft Termination +125°C Automotive T/R | FP-GCJ188R71H3 33KA12D_0603-MFG | GCJ188R71H333KA12D | Murata | |
| CD4 | 1 | 3300 pF | CAP, CERM, 3300 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603 | GRM1885C1H332JA01D | MuRata | |
| CF1 | 1 | 1000 pF | CAP, CERM, 1000 pF, 50 V, +/- 5%, C0G/NP0, AEC-Q200 Grade 1, 0402 | 0402 | CGA2B2C0G1H102J050BA | TDK | |
| CM1, CTEMP1 | 2 | 22 pF | CAP, CERM, 22 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603 | 06035A220JAT2A | AVX | |
| CO1 | 1 | 470uF | CAP, AL, 470 uF, 25 V, +/- 20%, SMD | CAPSMT_62_JA0 | EMVE250ADA471MJA0G | Chemi-Con | |
| CT3 | 1 | 2200 pF | CAP, CERM, 2200 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603 | GRM1885C1H222JA01D | MuRata | |
| D1, D2 | 2 | | 19.9V Clamp 150.8A Ipp Tvs Diode Surface Mount DO-214AB (SMCJ) | FP-SMDJ12A_DO 214AB-MFG | SMDJ12A | Littelfuse Inc | |
| D3, D4 | 2 | 45 V | Diode, Super Barrier Rectifier, 45 V, 10 A, PowerDI5 | POWERDI5 | SBR10U45SP5-13 | Diodes Inc. | |

Table 7-1. TPS25984EVM Bill of Materials (continued)

| Designator | Quantity | Value | Description | Footprint | PartNumber | Manufacturer | Comments |
|------------------------------------|----------|--------|-------------------------------------------------------------------------------------|---------------------------------|--------------------|-----------------------------|----------|
| D5 | 1 | | Zener Diode 4.7 V 250 mW ±1% Surface Mount TO-236AB | FP-BZX84-A4V7,215_SO T23-3-MFG | BZX84-A4V7,215 | Nexperia | |
| DG1 | 1 | Green | LED, Green, SMD | LG_R971_Green | LG R971-KN-1 | OSRAM | |
| DR1, DR2 | 2 | Red | LED, Red, SMD | LS_R976_Red | LS R976-NR-1 | OSRAM | |
| G1, G2 | 2 | | 1 mm Uninsulated Shorting Plug, 10.16mm spacing, TH | Harwin_D3082-05 | D3082-05 | Harwin | |
| H1, H2, H3, H4, H9, H10, H11, H12 | 8 | | Machine Screw, Round, #4-40 x 1/4, Nylon, Philips panhead | NY PMS 440 0025 PH | NY PMS 440 0025 PH | B&F Fastener Supply | |
| H5, H6, H7, H8, H13, H14, H15, H16 | 8 | | Standoff, Hex, 0.5"L #4-40 Nylon | Keystone_1902C | 1902C | Keystone | |
| J1, J8, J9 | 3 | | Header, 100mil, 3x1, Tin, TH | CONN_PEC03SAAN | PEC03SAAN | Sullins Connector Solutions | |
| J2 | 1 | | Header, 100mil, 3x2, Tin, TH | SULLINS_PEC03DAAN | PEC03DAAN | Sullins Connector Solutions | |
| J3, J4, J5, J6, J7 | 5 | | | FP-PEC02DABN_HDR4-MFG | PEC02DABN | Sullins Connector Solutions | |
| Q1, Q2, Q3 | 3 | | N-Channel 30 V 3.16A (Ta) 750mW (Ta) Surface Mount SOT-23-3 (TO-236) | FP-SI2306BDS-T1-GE3_SOT23-3-MFG | SI2306BDS-T1-GE3 | Vishay Siliconix | |
| Q4, Q5, Q6 | 3 | 40 V | MOSFET, N-CH, 40 V, 42 A, DNK0008A (VSON-CLIP-8) | DNK0008A | CSD18510Q5B | Texas Instruments | |
| QGND1 | 1 | | Test Point, Compact, SMT | Testpoint_Keystone_Compact | 5016 | Keystone | |
| R1 | 1 | 100k | RES, 100 k, 1%, 0.1 W, 0603 | 0603 | RC0603FR-07100KL | Yageo | |
| R2 | 1 | 1.0Meg | RES, 1.0 M, 5%, 0.063 W, 0402 | 0402L | CRCW04021M00JNED | Vishay-Dale | |
| R3, R4, R5 | 3 | 10.0k | RES, 10.0 k, 1%, 0.063 W, 0402 | 0402 | RC0402FR-0710KL | Yageo America | |
| R6, R27 | 2 | 100k | RES, 100 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | 0603 | CRCW0603100KFKEA | Vishay-Dale | |
| R7 | 1 | 330k | RES, 330 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402 | 0402 | CRCW0402330KFKED | Vishay-Dale | |
| R8, R10, R34, R35, R36 | 5 | 10 | Res General Purpose Thick Film 0603 10 Ohm 5% 1/10W ±200ppm/°C Molded SMD Paper T/R | FP-RC0603JR-0710RL_0603-MFG | RC0603JR-0710RL | Yageo | |
| R9 | 1 | 121k | RES, 121 k, 1%, 0.1 W, 0603 | 0603 | RC0603FR-07121KL | Yageo | |
| R13, R14, R15 | 3 | 470 | RES, 470, 5%, 0.1 W, 0603 | 0603 | RC0603JR-07470RL | Yageo | |
| R16, R17, R18, R19, R20, R21 | 6 | 1 | Res Wirewound 1 Ohm 5% 5W ±200ppm/°C Molded SMD T/R | FP-SMW51R0JT_5329-IPC_C | SMW51R0JT | TE Connectivity | |
| R22 | 1 | 10.0k | RES, 10.0 k, 1%, 0.1 W, 0603 | 0603 | CRCW060310K0FKEA | Vishay-Dale | |

Table 7-1. TPS25984EVM Bill of Materials (continued)

| Designator | Quantity | Value | Description | Footprint | PartNumber | Manufacturer | Comments |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-------|----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|-------------------------|-----------------------------|----------|
| R23 | 1 | 20.0k | RES, 20.0 k, 1%, 0.1 W, 0603 | 0603 | CRCW060320K0FKEA | Vishay-Dale | |
| R25, R29 | 2 | 10k | RES, 10 k, 5%, 0.1 W, 0603 | 0603 | RC0603JR-0710KL | Yageo | |
| R26 | 1 | 49.9k | RES, 49.9 k, 1%, 0.1 W, 0603 | 0603 | CRCW060349K9FKEA | Vishay-Dale | |
| R28 | 1 | 200k | RES, 200 k, 1%, 0.1 W, 0603 | 0603 | CRCW0603200KFKEA | Vishay-Dale | |
| RF2 | 1 | 31.6k | RES, 31.6 k, 0.5%, 0.1 W, 0603 | 0603 | RT0603DRE0731K6L | Yageo America | |
| RF3 | 1 | 40.2k | RES, 40.2 k, 0.5%, 0.1 W, 0603 | 0603 | RT0603DRE0740K2L | Yageo America | |
| RL2, RL4 | 2 | 340 | RES, 340, 0.1%, 0.1 W, 0603 | 0603 | RT0603BRD07340RL | Yageo America | |
| RL3, RL5 | 2 | 576 | RES, 576, 0.1%, 0.1 W, 0603 | 0603 | RT0603BRD07576RL | Yageo America | |
| RM3, RM4 | 2 | 909 | RES, 909, 0.1%, 0.1 W, 0603 | 0603 | RT0603BRD07909RL | Yageo America | |
| RM5, RM6 | 2 | 1.58k | RES, 1.58 k, 0.1%, 0.1 W, 0603 | 0603 | RT0603BRD071K58L | Yageo America | |
| RM7 | 1 | 0 | RES, 0, 5%, 0.063 W, 0402 | 0402 | CRCW04020000Z0ED | Vishay-Dale | |
| RZ1, RZ2, RZ4, RZ5, RZ6, RZ7, RZ8, RZ9 | 8 | 0 | RES, 0, 5%, 0.063 W, AEC-Q200 Grade 0, 0402 | 0402 | CRCW04020000Z0ED | Vishay-Dale | |
| S1 | 1 | | Switch, SPST 5Pos, Rocker, TH | SW_76SB05 | 76SB05ST | Grayhill | |
| SH1, SH2, SH3, SH4, SH5, SH6, SH7, SH8, SH9 | 9 | | Shunt, 2.54mm, Gold, Blue | Wurth_609002 13621 | 60900213621 | Wurth Elektronik | |
| SW1, SW2, SW3 | 3 | | Tactile Switch SPST-NO Top Actuated Surface Mount | FP- PTS830GM140 SMTRLFS_SM T_3MM05_2M M6-MFG | PTS830GM140SMTRLFS | C&K Components | |
| T1, T2, T3 | 3 | | 1/0 AWG High AMP PCB Wire Lugs 1/0-8 AWG | FP-B1-0-PCB- L_WIRE_LUG_ 150A_1-0AWG -MFG | B1/0-PCB-L | INTERNATIONAL HYDRAULICS | |
| T4, T5 | 2 | | Connector, Receptacle, Pin, TH | CONN_ 0300-2-15-01-4 7-01-10-0 | 0300-2-15-01-47-01-10-0 | Mill-Max | |
| TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25, TP26 | 26 | | Test Point, Multipurpose, Green, TH | Keystone5126 | 5126 | Keystone | |
| TP27 | 1 | | Test Point, Multipurpose, Black, TH | Keystone5011 | 5011 | Keystone Electronics | |
| U1, U2 | 2 | | 4.5 - 16 V, 0.8 mΩ, 50 A Parallelizable eFuse with Accurate & Fast Current Monitor QFN32 | 0-MFG | TPS25984 | Texas Instruments | |
| U3 | 1 | | 100-mA, 30-V, Fixed-Output, Linear-Voltage Regulator, DBZ0003A (SOT-23-3) | DBZ0003A_N | TLV76050DBZR | Texas Instruments | |
| U4 | 1 | | Single-Channel High-Speed Low-Side Gate Driver with 5 V Negative Input Voltage Handling Ability, DBV0006A (SOT-23-6) | DBV0006A_N | UCC27511AQDBVRQ1 | Texas Instruments | |

Table 7-1. TPS25984EVM Bill of Materials (continued)

| Designator | Quantity | Value | Description | Footprint | PartNumber | Manufacturer | Comments |
|---------------------------------------|----------|---------|-----------------------------------------------------------------------------------------------------------------------------|------------------------------------------|--------------------|-------------------|----------|
| U5 | 1 | | Single Retriggerable Monostable Multivibrator with Schmitt-Trigger Inputs, YZP0008ADAD, LARGE T&R | YZP0008ADAD | SN74LVC1G123YZPR | Texas Instruments | |
| C16, C17, C18 | 0 | 1uF | CAP, CERM, 1 uF, 35 V, +/- 10%, X7R, 0805 | 0805_HV | GMK212B7105KG-T | Taiyo Yuden | DNL |
| CD1 | 0 | 3300 pF | CAP, CERM, 3300 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603S | GRM1885C1H332JA01D | MuRata | DNL |
| CO2 | 0 | 4700uF | CAP, AL, 4700 uF, 25 V, +/- 20%, TH | KMQ_1600x25 00 | EKMQ250EIV472ML25S | Chemi-Con | DNL |
| CT1 | 0 | 2200 pF | CAP, CERM, 2200 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 0603S | GRM1885C1H222JA01D | MuRata | DNL |
| FID1, FID2, FID3, FID4, FID5, FID6 | 0 | | Fiducial mark. There is nothing to buy or mount. | Fiducial6.4-20 | N/A | N/A | DNL |
| R11, R12 | 0 | 10.0k | RES, 10.0 k, 1%, 0.063 W, 0402 | 0402 | RC0402FR-0710KL | Yageo America | DNL |
| R24 | 0 | 10k | RES, 10 k, 5%, 0.1 W, 0603 | 0603 | RC0603JR-0710KL | Yageo | DNL |
| RF1 | 0 | 40.2k | RES, 40.2 k, 0.5%, 0.1 W, 0603 | 0603S | RT0603DRE0740K2L | Yageo America | DNL |
| RL1, RL6 | 0 | 402 | RES, 402, 0.1%, 0.1 W, 0603 | 0603S | RT0603BRD07402RL | Yageo America | DNL |
| RM1 | 0 | 0 | RES, 0, 5%, 0.063 W, 0402 | 0402 | CRCW04020000Z0ED | Vishay-Dale | DNL |
| RM2 | 0 | 1.1k | 1.1 kOhms ±0.1% 0.1W, 1/10W Chip Resistor 0603 (1608 Metric) Anti-Sulfur, Automotive AEC-Q200, Moisture Resistant Thin Film | FP- TNPW06031K1 0BYEN_0603- MFG | TNPW06031K10BYEN | Vishay | DNL |
| RZ3 | 0 | 0 | RES, 0, 5%, 0.063 W, AEC-Q200 Grade 0, 0402 | 0402 | CRCW04020000Z0ED | Vishay-Dale | DNL |

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision * (July 2023) to Revision A (November 2023) | Page |
|--------------------------------------------------------------------------|-------------|
|--------------------------------------------------------------------------|-------------|

- First public release..... 1
-

STANDARD TERMS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
2. *Limited Warranty and Related Remedies/Disclaimers:*
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGRADATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。

<https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-delivered-in-japan.html>

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術適合証明を受けていないものご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿 6 丁目 2 4 番 1 号

西新宿三井ビル

3.3.3 *Notice for EVMs for Power Line Communication:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page

電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。 <https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-for-power-line-communication.html>

3.4 European Union

3.4.1 *For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):*

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

-
- 4 *EVM Use Restrictions and Warnings:*
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 *Safety-Related Warnings and Restrictions:*
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
 5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
 6. *Disclaimers:*
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
 7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
-

8. *Limitations on Damages and Liability:*

8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS , REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated