Using the TPSM636xx for an Inverting Buck-Boost Application



Rahil Ajani, Clay Corippo

ABSTRACT

The TPSM63610 is a 6.5 × 7.5 mm², 8-A rated, synchronous step-down power module that features a wide operating input range from 3 V to 36 V with adjustable output voltage range from 1 V to 20 V. This application report shows how the conventional evaluation board for the TPSM63610 can be configured for an inverting buck boost (IBB) application to produce a negative output voltage. This application note also provides the typical level-shifter circuitry needed to utilize the auxiliary functions of the power module in an IBB topology. Note that the TPSM63608 is a 6-A rated pin-to-pin compatible device to the TPSM63610. All the points discussed herein can be applied to the TPSM63608. For more information on inverting buck boost conversion, refer to the *Working with Inverting Buck-Boost Converters* application note for more details.

Table of Contents

1 Inverting Buck-Boost Topology	2
1.1 Concept	
1.2 V _{IN} and V _{OUT} Range In Inverting Configuration	<mark>2</mark>
1.3 Output Current Calculations	
2 Design Considerations	
2.1 Additional Bypass Capacitor and Schottky Diode	5
2.2 Start-up Behavior and Switching Node Consideration	
3 External Components	<mark>7</mark>
3.1 Capacitor Selection	
3.2 System Loop Stability	<mark>7</mark>
3.3 UVLO	<mark>7</mark>
4 Typical Performance	
5 Digital Pin Configurations	9
5.1 Digital Input Pin (EN)	9
5.2 Power-Good Pin	9
6 Summary	10
7 References	10
List of Figures	
Figure 1-1. Converting From Buck to Inverting Buck Boost Topology	
Figure 1-2. Recommended Maximum Output Current for TPSM63610	
Figure 1-3. Recommended Maximum Output Current for TPSM63608	4
Figure 2-1. TPSM63610 Inverting Buck-Boost Schematic	5
Figure 2-2. Typical SW Node Characteristics During Start-Up	6
Figure 4-1. Efficiency	8
Figure 4-2. Typical 5-V Output Regulation	
Figure 4-3. Start-up with 3-A Load at -12 Vout	8
Figure 4-4. Shutdown with 3-A Load at -12 Vout	
Figure 4-5. Load Transient With 2.5-A to 5-A Load Step at -12 Vout	
Figure 4-6. Output Voltage Ripple with 3-A Load at -12 Vout	8
Figure 5-1. EN Pin Level Shifter	9
Figure 5-2. PGOOD Pin Level Shifter	9

Trademarks

List of Tables

Table 1-1.	Maximum Output Current Calculation for TPSM63610	(
Table 1-2.	Maximum Output Current Calculation for TPSM63608	
Table 3-1	Phase Margin of IBB TPSM63610 at 3-A Load Current	

Trademarks

All trademarks are the property of their respective owners.

1 Inverting Buck-Boost Topology

1.1 Concept

Referring to Figure 1-1, in a standard buck configuration, output voltage (V_{OUT}) is a positive voltage referenced to Ground (0 V).

In the IBB configuration, SYS_GND is connected to device V_{OUT} and the device return is now the negative output voltage (-VOUT). This configuration allows the output voltage to be inverted with respect to the input voltage.




Figure 1-1. Converting From Buck to Inverting Buck Boost Topology

1.2 V_{IN} and V_{OUT} Range In Inverting Configuration

When configured in an IBB topology, the input voltage across the module from V_{IN} to GND of the device is V_{IN} to $|V_{OUT}|$ effectively limiting the input voltage range from V_{IN} to Ground. The TPSM63610 has an input voltage range from 3.8 V to 36 V + V_{OUT}, where V_{OUT} is a negative value. For example, for an output voltage of –7 V the maximum input voltage is 29 V. The output voltage range in this topology is -1 V to -7 V.

1.3 Output Current Calculations

By changing the buck configuration into an IBB configuration, the average inductor current is affected. The output current capability in the IBB topology is less than the buck configuration. The maximum achievable current is calculated by the following:

$$I_{OUT}(IBB) = I_{L \text{ max}} \times (1 - D) \tag{1}$$

- I_{L max} is the maximum rated inductor current
- D is the operating duty cycle

The operating duty cycle for an inverting buck-boost converter can be found with Equation 2.

$$D = \frac{|V_{OUT}|}{|V_{OUT}| + \eta \cdot V_{IN}}$$
(2)



Note

V_{OUT} in Equation 2 is represented with a negative value.

The efficiency term in Equation 2 adjusts the equations in this section for power conversion losses and yields a more accurate maximum output current result. A conservative value efficiency of 70% is used for calculating the duty cycle. Use Equation 1 and Equation 2 to calculate the recommended maximum output current. For example a 24-V input voltage, –5-V output voltage application using the TPSM63610 power module results in a maximum output current of 6.2 A.

Table 1-1. Maximum Output Current Calculation for TPSM63610

V _{OUT} (V)	V _{IN} (V)	IL_max	D	I _{OUT} (A)
-1.2	24	8	0.063	7.5
-1.8	24	8	0.093	7.3
-2.5	24	8	0.126	7.0
-3.3	24	8	0.161	6.7
-5	24	8	0.230	6.2




Figure 1-2. Recommended Maximum Output Current for TPSM63610



Table 1-2. Maximum Output Current Calculation for TPSM63608

V _{OUT} (V)	V _{IN} (V)	IL_max	D	I _{OUT} (A)
-1.2	24	6	0.063	5.6
-1.8	24	6	0.093	5.4
-2.5	24	6	0.126	5.2
-3.3	24	6	0.161	5.0
-5	24	6	0.230	4.6




Figure 1-3. Recommended Maximum Output Current for TPSM63608

www.ti.com Design Considerations

2 Design Considerations

2.1 Additional Bypass Capacitor and Schottky Diode

As shown in Figure 2-1, use a ceramic bypass capacitor, C_{BYPS} , with a minimum capacitance of 10 μ F. The voltage rating must be taken into consideration because this capacitor will experience stress equal to the full voltage range between V_{IN} and V_{OUT} .

For the system to be stable, there must be an input power supply capacitor to help dampen the high-frequency noise that can couple onto the circuit. An electrolytic capacitor with moderate ESR helps dampen any input supply ringing caused by long power leads. When using the TPSM63610EVM, C_{BULK} capacitor must be added across V_{IN} and SYS_GND.

Consider that the inclusion of the C_{BYPS} capacitor introduces an AC path from V_{IN} to V_{OUT} and might worsen the transient response. When V_{IN} is applied to the circuit, this dV/dt across the bypass capacitor creates a current that must return to ground to complete the loop. This current might flow through the internal low-side body diode of the MOSFET and the inductor to return to ground. For this case, it is recommended to have a Schottky diode between - V_{OUT} and SYS GND. If large line transients are expected, increase the output capacitance to keep the output voltage within acceptable levels.




Figure 2-1. TPSM63610 Inverting Buck-Boost Schematic

Design Considerations

INSTRUMENTS

www.ti.com

2.2 Start-up Behavior and Switching Node Consideration

The voltage on the SW pin switches from V_{IN} to V_{OUT} in an inverting topology instead of from V_{IN} to GND in a buck topology. When the high-side MOSFET turns on, the SW node is pulled up to the input voltage. When the low-side MOSFET turns on, the SW node is pulled to $-V_{OUT}$. The output voltage starts to go negative after the EN pin voltage exceeds its threshold level and V_{IN} exceeds its UVLO threshold. As V_{OUT} continues to go negative, the SW node tracks the negative output voltage. Figure 2-2 shows the resulting normal and smooth start-up of the output voltage.




Figure 2-2. Typical SW Node Characteristics During Start-Up

www.ti.com External Components

3 External Components

The TPSM63610 is a power module that integrates a 36-V buck converter, power MOSFETs, and shielded inductor in a compact solution. As a result, using this power module in a buck application only requires as few as four external components. To configure from buck to IBB topology, two additional components (clamp diode and C_{BYPS}) are required for a total passive component count of six.

3.1 Capacitor Selection

Ceramic capacitors with low equivalent series resistance (ESR) are recommended to achieve low output voltage ripple. X5R- or X7R-type dielectrics are recommended for the stable capacitance versus temperature characteristics and DC bias. The higher the DC voltage applied to the capacitor, the less the effective capacitance. Use a minimum of $10-\mu F$ capacitance for both C_{BYP} and C_{IN} .

3.2 System Loop Stability

V_{IN} (V)

10

12

16

24

28

-5

-5

Stability is an important factor in the system when adding more output capacitance. The general rule of thumb for a stable design is a desired phase margin (PM) of at least 45° or greater realized at the 0dB of loop gain. In extreme conditions too much output capacitance added to the system may result in a lowered bandwidth and slower transient response. Table 3-1 shows the PM for each output voltage selection measured from a TPSM63610EVM modified for inverting buck boost application using the default bill-of-material which can be found in TPSM63610 36-V, 8-A Buck Regulator Evaluation Module User's Guide. For other application conditions, it is recommended to design and verify proper stability using a frequency analyzer, refer to Working With Inverting Buck-Boost Converters, application note (figure 4-2) for setup.

V_{OUT} (V) I_{OUT} (A) F_{cross}(kHz) PM (°) -5 4 77.9 38.1 -5 4 37.4 77 -5 4 38.9 74.9

37.4

37.4

72.1

69.4

Table 3-1. Phase Margin of IBB TPSM63610 at 3-A Load Current

4

4


3.3 UVLO

The EN pin can be used to set the input under voltage lockout (UVLO) with two resistors (R_{ENT} and R_{ENB}). Note that since the return path is now - V_{OUT} , the falling threshold is shifted down by - V_{OUT} . If the configuration of both rising and failing input voltage threshold is desired, refer to *Working with inverting buck-boost converters* application note (figure 7-1). Make sure to not have the EN pin floating.



4 Typical Performance

Unless otherwise stated, the following conditions apply: V_{IN} = 24 V , T_A = 25°C.



-4.9925 -4.995 -4.9975 -5 Output Voltage (V) -5.0025 -5.005 -5.0075 -5.01 -5.0125 -5.015 -5.0175 Vout = -5V-5.02 2.5 Output Current (A)

Figure 4-1. Efficiency

Figure 4-2. Typical 5-V Output Regulation







Figure 4-3. Start-up with 3-A Load at -12 Vout

Figure 4-4. Shutdown with 3-A Load at -12 Vout






Figure 4-5. Load Transient With 2.5-A to 5-A Load Step at -12 Vout

Figure 4-6. Output Voltage Ripple with 3-A Load at -12 Vout



5 Digital Pin Configurations

The system return path in an IBB topology is floated on the negative output voltage. Control signals that were once referenced to ground in a buck configuration must now be level-shifted to the system return path if features such as PGOOD or EN toggle are desired. The following section discusses the external level-shifting circuits required to use these functions.

5.1 Digital Input Pin (EN)

If control of the enable feature is desired in a IBB topology, a level shifter is required since the IC providing the EN signal may not be referenced to the negative output voltage of the IBB. Figure 5-1 is a typical level shift circuit. Ensure the abs max rating of the EN pin are not violated based on the *Absolute Maximum Ratings* section of the TPSM63610 data sheet. For a robust design, use a Zener clamp to suppress voltage transient between V_{IN} and $|V_{OLT}|$ that may exceed the abs max rating of the EN pin




Figure 5-1. EN Pin Level Shifter

5.2 Power-Good Pin

The TPSM63610 has a built-in power-good (PGOOD) function to indicate whether the output voltage has reached its appropriate level or not. The PGOOD pin is an open-drain output that requires a pullup resistor. Because the negative V_{OUT} is the IC return in this configuration, the PGOOD pin is referenced to negative V_{OUT} instead of ground, which will not provide the appropriate system voltage levels which need to be referenced to ground. This means that the device pulls PGOOD to V_{OUT} when it is low.

This can cause difficulties in reading the state of the PGOOD pin, because in some applications the IC detecting the polarity of the PGOOD pin may not be able to withstand negative voltages. The level shifter circuit (as shown in Figure 5-2) ensure the correct system voltage signal referenced to ground. The VCC voltage must be at an appropriate logic level for the circuitry connected to the "SYS PG" net.




Figure 5-2. PGOOD Pin Level Shifter



Summary Www.ti.com

6 Summary

The TPSM63610 step-down power module can be configured in an IBB topology to generate a negative output voltage. The input voltage range is lowered because the device now has a reference point set to the negative output voltage. Additionally, the inductor peak current is much higher effectively lowering the recommended maximum output current operating range. Converting an original buck topology into an IBB topology results in a lowered input voltage range and lower output current capabilities. Additional level-shifting circuitry is required to ensure the correct operational voltage levels for the EN and PGOOD pins.

7 References

- 1. Texas Instruments, Working with Inverting Buck-Boost Converters, application note.
- 2. Texas Instruments, Create an Inverting Power Supply From a Step-Down Regulator, application note.
- 3. Texas Instruments, Using a Buck Converter in an Inverting Buck-Boost Topology, application brief.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated