Matrix Multiplication with theTMS32010 and TMS32020

APPLICATION REPORT: SPRA008

Author: Charles Crowell Digital Signal Processing – Semiconductor Group

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

Matrix Multiplication with the TMS32010 and TMS32020

Abstract

This report is on matrix multiplication with the TMS32010 and TMS32020. Matrix multiplication is useful in applications, such as graphics, numerical analysis, or high-speed control. Because of the high speed of the multiply/accumulate operations and fast data I/O, both processors can multiply in microseconds large matrices with their sizes only limited by the internal data memory. Programs are included in the report to illustrate matrix multiplication on both processors.

Product Support on the World Wide Web

Li J

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

Matrix multiplication is useful in applications such as graphics, numerical analysis, or high-speed control. The purpose of this application report is to illustrate matrix multiplication on two digital signal processors, the TMS32010 and TMS32020.

Both the TMS32010 and TMS32020 can multiply any two matrices of size $M \times N$ and $N \times P$. The programs for the TMS32010 and TMS32020, included in the appendices, can multiply large matrices and are only limited by the amount of internal data RAM available. Assuming a 200-ns cycle time, the TMS32010 and TMS32020 can calculate $[1 \times 3] \times [3 \times 3]$ in 5.4 microseconds.

Before discussing the two versions of implementing a matrix multiplication algorithm, a brief review of matrix multiplication is presented along with three examples of graphics applications.

MATRIX MULTIPLICATION

The size of a matrix is defined by the number of rows and columns it contains. For example, the following is a 5×3 matrix since it contains five rows and three columns.

	a ₁₁	a ₁₂	a ₁₃
	a ₂₁	a ₂₂	a23
A =	a31	a32	a33
	a41	a42	a43
	a51	a52	a53

Any two matrices can be multiplied together as long as the second matrix has the same number of rows as the first has of columns. This condition is called conformability. For example, if a matrix A is an $M \times N$ matix and a matrix B is an $N \times P$ matrix, then the two can be multiplied together with the resulting matrix being of size $M \times P$.

$\mathbf{A} = \begin{bmatrix} 3 & 4 \\ 2 & 7 \end{bmatrix}$	$\mathbf{B} = \begin{bmatrix} 4\\ 6 \end{bmatrix}$	$AB = \begin{bmatrix} 36\\50 \end{bmatrix}$
$M \times N = 2 \times 2$	$\mathbf{N} \times \mathbf{P} = 2 \times 1$	$\mathbf{M} \times \mathbf{P} = 2 \times 1$

Example: (3)(4) + (4)(6) = 36

Given the two conformable matrices A and B, the elements of $C = A \times B$ are given by:

$$C_{ij} = \sum_{k=1}^{N} a_{ik} \times b_{kj}$$

for i = 1,...,M and j = 1,...,P

Q12 FORMAT

Applications often require multiplication of mixed numbers. Since the TMS32010 and TMS32020 implement fixed-point arithmetic, the programs in the appendices assume a Q12 format, i.e., 12 bits follow an assumed binary point. The bits to the right of the assumed binary point represent the fractional part of the number and the four bits to the left represent the integer part of the number. An example of Q12 format is as follows:

	0000.110111100000		0.866 in Q12
×	0000.10000000000	=	0.5 in Q12

00000000.01101111000000000000000 = 0.433 in Q24


The result of a Q12 by Q12 multiplication is a number in a Q24 format that can easily be converted to Q12 by a logical left-shift of four. The first four bits will be lost as well as the last twelve, but these bits are insignificant for Q12. Note that the programs in the appendices provide no protection against overflow; therefore, the design engineer should implement a format that best fits the application.

GRAPHICS APPLICATIONS

Operations in graphics applications, such as translation, scaling, or rotation, require matrix manipulations to be performed in a limited amount of time. Therefore, the TMS32010 and TMS32020 processors are ideal for these applications. Graphics applications, such as scaling and rotation of points in a coordinate system, require multiplication of matrices. Translation is typically implemented by addition of two matrices. However, when points are represented in a homogeneous coordinate system, translation can be implemented by multiplication. In a homogeneous coordinate system, a point P(x,y) is represented as P(X,Y,1). This type of coordinate system is desirable since it relates translation with scaling and rotation.

Translation can be defined as the moving of a point or points in a coordinate system from one location to another without rotating. This is accomplished by adding a displacement value D_x to the X coordinate of a point and adding a displacement value D_y to the Y coordinate, thus moving the point from one location to another. Figure 1 shows both addition and multiplication methods of translation and an example of each.

Similar to translation, scaling can be implemented by matrix multiplication. Points can be scaled by multiplying



ADDITION METHOD $[X_{NEW} Y_{NEW}] = [X_{OLD} Y_{OLD}] + [D_x D_y]$

where $D_x = 5$ and $D_y = 1$


MULTIPLICATION METHOD

_____ | 0 | D, 0 0 1 0 D_v 1 $[X_{NEW} Y_{NEW} 1] = [X_{OLD} Y_{OLD} 1]$ where $D_x = 5$ and $D_y = 1$

Figure 1. Translation of Coordinates

each coordinate of a point (or points) by a scaling value S_x and Sy. Scaling an object is similar to stretching or shrinking an object. The coordinates of each point that makes up the object are multiplied by a scaling value which scales the object to a larger or smaller scale. Figure 2 shows the scaling of an object from one size to another.

Rotation of the coordinates of a point (or points) about an angle theta can also be accomplished by a matrix multiplication. The following set of equations results with the matrix multiplication required to rotate an object about any angle.



 $X_{NEW} = r \cos (\Theta + \phi) = r \cos \phi \cos \Theta - r \sin \phi \sin \Theta$ $Y_{NEW} = r \sin (\Theta + \phi) = r \cos \phi \sin \Theta + r \sin \phi \cos \Theta$

 $X_{NEW} = X_{OLD} \cos \Theta - Y_{OLD} \sin \Theta$ $Y_{NEW} = X_{OLD} \sin \Theta + Y_{OLD} \cos \Theta$

OR

$[X_{NEW} Y_{NEW} 1] = [X_{OLD} Y_{OLD} 1] \bullet$	cos⊖	sinƏ	0
	−sin⊖	cosƏ	0
	0	0	1




Figure 2. Scaling From One Size To Another

Figure 3 shows an implementation of these equations to rotate an object 30 degrees about the origin.

Figures 4 and 5 show a segment of straight-line TMS32010 and TMS32020 code, respectively. These programs calculate the coordinate rotation example using a Q12 format. Note that once the matrices are loaded into memory, the procssors can calculate the results in 5.4 microseconds. The segment of TMS32020 code in Figure 5 implements the MAC instruction. For small matrices, the MAC instruction in conjunction with the RPT instruction gains little due to the overhead timing of the MAC instruction. However, for larger matrices, this method is most efficient since the MAC instruction becomes singlecycle in the repeat mode. For applications that only require translation, scaling, or rotation of coordinates, straight-line code as in Figures 4 and 5 is more efficient than the larger programs in the appendices.




Figure 3. Implementation of Rotation Matrix

NO\$IDT		32010	FAMILY	MACRO	ASSEMBLER		PC2.1	84	.107	09:54	1:24 PAĠE	02-25-85 0001
0001			*****	******	*****	**	******	***	*****	*****	****	*****
0002			¥									*
0003					UTINE ASS							*
0004					ST NINE I							*
0005			*	MATRIX	(HOMOGENE	οu	IS COORI	DIN	ATES), I	ENTER	ED BY	*
0006			*	COLUMNS	. THE LAS	Т	THREE 3	INP	UTS SHO	ULD B	E THE	*
0007			*	OLD X A	ND Y COOR	DI	NATES.					*
0008			*									*
0009					******	**	******	***	******	*****	*****	********
0010	0000	6E00	ROTATE		0							
0011		000C	ANS	EQU	12							
0012				LARP	0				DECTABLE		DOTA	TTON MATOTY
0013				LARK								TION MATRIX.
0014				LARK	,				ATION M			
0015				IN	,		COORDIN			HILTY	HIND (
0016				IN	*+, PAO	*	COORDIN	MH	E-J.			
0017				IN	*+,PA0 *+,PA0							
0018				IN	•							
0019				IN	*+,PA0 *+,PA0							
0020				IN IN	*+,FHO *+,PAO							
	000A 000B			IN	*+,FHO *+,PAO							
	0000			IN	*+,PA0							
	0000			IN	*+, PAO							
	000E			IN	*+, PAO							
	000E			IN	*+, PAO							
		7F89		ZAC	,	¥	CLEAR	ACC	UMULATO	R.		
	0011			LARK	ARO, O							
	0012			LT	*+.1	¥	CALCUL	ATE	E NEW X	COORD	INATE	
		6DAO		MPY	*+,0							
	0014			LTA	*+,1							
		6DAO		MPY	•							
	0016			LTA	*+,1							
		6DAO		MPY	*+, o							
0035	0018	7F8F		APAC								
0036	0019	5C0C		SACH	ANS,4	*	CONVER	RT -	TO Q12 A	AND OU	ITPUT	RESULT.
0037	001A	480C		OUT	ANS, PAO							

- 0038 001B 0039 001C 0040 001D 0041 001E 0042 001F 0043 0020 0044 0023 0045 0022 0046 0023 0047 0024 0048 0025 0049 0026 0050 0027 0051 0028 0052 0029 0053 0024 0054 002B 0055 002C 0056 002D 0057 002E	7109 6AA1 6DA0 6CA1 6DA0 6CA1 6DA0 7F8F 5C0C 480C 7F89 7109 6AA1 6DA0 6CA1 6DA0 6CA1 6DA0 7F8F	LT MPY LTA MPY LTA MPY APAC SACH OUT ZAC LARK LT MPY LTA MPY LTA MPY APAC	AR1,9 *+,1 *+,0 *+,1 *+,0 *+,1 *+,0 ANS,4 ANS,PAO AR1,9 *+,1 *+,0 *+,1 *+,0 *+,1 *+,0	*	CONVERT	то	012	AND	OUTPUT	RESULT.
0056 002D	6DA0	MPY	'							ж.,
0058 002F 0059 0030 0060 0031	5COC 480C	SACH	ANS,4 ANS,PAO							

Figure 4. TMS32010 Code for Rotation (Concluded)

NO\$ID1		32020	FAMILY	MACRO	ASSEMBLER	PCO	.7 84.	348		02-25-85 GE 0001
0001			******	******	******	****	*****	******	*******	*********
0002			*							*
0003			*	THIS RC	UTINE ASSU	NES T	HE INP	UTS ARE	IN 012.	*
0004			*	THE FIF	ST NINE IN	PUTS	SHOULD	BE THE	ROTATIO	N *
0005			*	MATRIX	(HONOGENEO)	us co	ORDINA	TES). E	NTERED B	¥ *
0006			*	COLUMNS	. THE LAST	THRE	E INPU	TS SHOU	LD BE TH	E *
0007			*	OLD X I	ST NINE IN (HOMOGENEO) . THE LAST	INATE	s.			*
0008			*							*
0009			******	******	********	****	*****	******	******	********
	0000	5589	ROTATE	LARP	1	*	USE AU	XILIARY	REGISTE	R 1.
0011				EQU	12					
		CAOO		ZAC		*	INITIA	LIZE AC	CUMULATO	R.
		C806			6					
0014	0003	D100		LDPK LRLK	AR1,>300	*	LOAD R	OTATION	MATRIX	INTO B1.
		0300			,					
0015		CB08		RPTK	8					
	0006			IN	*+,PA0					
	0007			LRLK	AR1,>200	*	LOAD C	COORDINA	TES INTO	BLOCK BO.
		0200								
0018	0009	CB02		RPTK	2					
0019	A000	80A0		IN	*+,PA0					
0020	000B	CE05		CNFP		*	CONFIG	SURE BO	AS PROGR	AN MEMORY.
0021	0000	A000		MPYK	>0	*	CLEAR	P REGIS	STER.	
0022	000D	D100		LRLK	AR1,>300					
	000E	0300								
0023	000F	CB02		RPTK	2					
0024	0010	5DAO		MAC	>FF00,*+	*	CALCUE	LATE THE	E NEW X (COORDINATE.
	0011	FFOO								
0025	0012	CE15		APAC						
0026	0013	6C0C			ANS,4					
0027	0014	EOOC		OUT	ANS,PAO >0	*	OUTPUI	C NEW X	COORDINA	ATE.
0028	0015	A000		MPYK	>0	*	CLEAR	P REGIS	STER.	
0029	0016	CA00		ZAC						
0030	0017	CB02		RPTK	2					
0031	0018	5DAO		MAC	>FF00,*+	*	CALCUI	LATE NEW	Y COORI	DINATE.
		FFOO								
		CE15		APAC						
		6C0C		SACH	ANS,4					
		EOOC		OUT	ANS, PAO	*	OUTPUT	I NEW Y	COORDINA	ATE.
		A 000		MPYK	>0	*	CLEAR	P REGIS	STER.	
		CA00		ZAC						
		CB02		RPTK	2					
0038		50A0		MAC	>FF00,*+	*	FINIS	H HOROGI	CNEOUS H	ATRIX.
		FFOO								
		CE15		APAC						
		6C0C		SACH	ANS,4					
		EOOC		OUT	ANS, PAO					
		CE26	www.	RET						
NO ER	KORS,	NO WAI	INGS							

. . .

. .

. -

To combine translation, scaling, and rotation, a more general matrix can be implemented.

GENERAL MATRIX FOR TWO-DIMENSIONAL SYSTEMS

r ₁₁	r ₁₂	0
r ₂₁	r ₂₂	0
t _x	t _y	1

The upper 2×2 matrix is a combination rotation matrix and scaling matrix. The t_x and t_y values are the translation values. A three-dimensional general matrix can be developed similar to the two-dimensional translation, scaling, and rotation matrix.

GENERAL MATRIX FOR THREE-DIMENSIONAL SYSTEMS

[r ₁₁	r ₁₂	r ₁₃	0
r ₂₁	r ₂₂	r23	0 0 0 1
r31	r32	r33	0
r ₁₁ r ₂₁ r ₃₁ t _x	ty	tz	1

IMPLEMENTATION OF THE MATRIX MULTIPLICATION ALGORITHM FOR THE TMS32010

The implementation of the algorithm for the TMS32010 shown in Figure 6 assumes that the two matrices to be multiplied together are of size $M \times N$ and $N \times P$. Three major




Figure 6. TMS32010 Flowchart




Figure 7. TMS32020 Flowchart

loops are included to multiply the two matrices. The outside loop control is labeled MCOUNT since it controls which row in the A matrix is being referenced during the multiplication. The secondary loop control is labeled PCOUNT because it counts how many columns in the B matrix have been processed. The inside loop control is labeled NCOUNT since it controls the multiplication of the values in the A matrix with the values in the B matrix.

IMPLEMENTATION OF THE MATRIX MULTIPLICATION ALGORITHM FOR THE TMS32020

The implementation of the algorithm for the TMS32020 is somewhat different since its advanced instruction set allows for a more efficient method of computing matrix multiplication. The TMS32020 version in Figure 7 also assumes that the two matrices to be multiplied are of size $M \times N$ and $N \times P$. This program takes a row of the A matrix. loads it into block B0 of data memory, and then multiplies this row by all columns in the B matrix. The TMS32020 continues this process until all the rows in the A matrix have been multiplied by all the columns in the B matrix. The TMS32020 version is similar to the TMS32010 in that the A matrix must be entered by rows and the B matrix by columns. This allows for a faster execution time. Figure 7 shows the basic implementation of the matrix multiplication algorithm that the TMS32020 uses to multiply two matrices.

Since the programs in the appendices treat the matrices differently, a memory map is included to help in understanding the two versions. Figure 8 shows how the matrices should look in memory after they have been entered. Note that for the TMS32020 version, the A matrix values reside in program memory since the CNFP (configure as program memory) instruction was implemented. Note also that only one row of the A matrix is in this block since the program enters one row at a time. For the following matrices,

$$A = \begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix} B = \begin{bmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \end{bmatrix}$$

the memory would be configured in this manner for the TMS32010 and TMS32020.

TMS3	2010		TM\$32020							
DATA MEMORY		DATA M	PROGRAM MEMORY							
LOCATION (IN HEX)	VALUE	LOCATION (IN HEX)	VALUE	LOCATION (IN HEX)	VALUE					
>00F	a ₁₁	>308	b11	· >FF00	8 _{i1}					
>010	^a 12	>309	b ₂₁	>FF01	a _{i2}					
>011	⁸ 21	>30A	b ₁₂							
>012	8 ₂₂	>30B	b22							
>013	b ₁₁	>30C	b ₁₃							
>014	b ₂₁	>30D	b23							
>015	b12									
>016	b22									
>017	b ₁₃									
>018	b ₂₃									

Figure 8. Memory Maps

SUMMARY

The TMS32010 and TMS32020 processors can be used to multiply large matrices efficiently. A brief review of matrix multiplication has been given to assist in the understanding of fundamental matrix multiplication. Three examples of graphics applications have been presented since these applications often require multiplication of matrices.

The TMS320 family has the power and flexibility to cost-effectively implement a wide range of high-speed graphics, numerical analysis, digital signal processing, and control applications. Since the TMS32010 and TMS32020 combine the flexibility of a high-speed controller with the numerical capability of an array processor, a new approach to applications such as graphics can now be considered.

REFERENCES

- J.D. Foley and A. Van Dam, Fundamentals of Interactive Commputer Graphics, Addison-Wesley Publishing Company, Inc. (1982).
- 2. S.D. Conte and Carl de Boor, *Elementary Numerical* Analysis, McGraw-Hill, Inc. (1980).

NOSID		3201	0 FAMILY	MACRO	ASSEMBLER	PC2.1 (34.107	10:03:4 F		02-25-85 0001
0001			*****	******	*********	*******	********	******	****	
0002			* ALI	. INPUTS	AND OUTPUT	TS FOR TI	HIS PROGRA	M SHOUL	_D *	
0003					IN Q12 FORM				*	
0004			* AN)	D P INPU	TS, WHICH S	SHOULD BI	E QO.		¥	
0005			*****	*******	********	******	********	*****	****	
0006	0000			AORG	0					
0007		0000	M	EQU	>0					
0008		0001	N	EQU	>1					
0009		0002	P	EQU	>2					
0010		0003	C1	EQU	>3 > 4					
0011 0012		0004 0005	C2 C3	EQU EQU	>5					
0012		0005	ANS	EQU	>6					
0014		0007	ADIS	EQU	>7					
0015		0008	BDIS	EQU	>8					
0016		0009	CDIS	EQU	>9					
0017		000A	TEMP	EQU	>A					
0018		000B	COI	EQU	>B					
0019		000C	COS	EQU	>C					
0020		000D	Т	EQU	>D					
0021		000E	ONE	EQU	>E					
0022			* * TNTT		-					
0023 0024			* 1011	IALIZATI	UN					
	0000	6E00	Ŧ	LDPK	0					
	0001			LARP	õ					
	0002			LACK	15					
	0003			SACL	COS					
0029	0004	500D		SACL	т					
0030	0005	7E01		LACK	1					
	9000	500E		SACL	ONE					
0032			*							
0033					M × N AND I					
0034					ENTS READ	IN THE S	IZES OF			
0035 0036			* THE '	TWO MATR	ICES.					
	0007	4000	×	IN	M, PAO					
	0008			IN	N, PAO					
	0009			IN	P, PAO					
0040			*		,					
0041			* CALCI	ULATE TH	E LENGTH OF	FTHEA	MATRIX AND	1		
0042			* STOR	E THIS V	ALUE IN AD:	IS.				
0043			*							
	000A			LT	M					
	000B			MPY	N					
	000C			PAC SACL	ADIS					
0048	0000	3007	*	SHUL	HD10					
0049			* CALC	LATE TH	E LENGTH OF	F THE B	MATRIX AND	1		
0050					ALUE IN BD					
0051			*							
0052	000E	6A01		LT	N					
	000F			MPY	P					
	0010			PAC						
	0011	5008		SACL	BDIS					
0056 0057			* 0070	T AT TUE	END OF TH					
0057			* PUIN	HI INE	END OF THE		C DHIH.			
	0012	3800	2	LAR ARO	COS					
0007		5550			,					

0060 0061 * READ THE A MATRIX VALUES INTO DATA RAM. 0062 * THIS MATRIX MUST BE ENTERED BY ROWS. 0063 * THE MATRIX VALUES WILL BE LOCATED IN 0064 * DATA RAM FOLLOWING THE INITIALIZATION 0065 * VALUES. 0066 ¥ 0067 0013 200B FST LAC COL ADD ONE 0068 0014 000E 0069 0015 500B SACL COI 0070 0016 4088 IN *, PA0 0071 0017 68A8 MAR *+ 0072 0018 2007 LAC ADIS 0073 0019 100B SUB COI 0074 001A FE00 BNZ FST 001B 0013 0075 0076 * RESET COUNTER TO READ IN THE B MATRIX VALUES. 0077 ZAC 0078 001C 7F89 0079 001D 500B SACL COI 0080 0081 * READ THE B MATRIX VALUES INTO DATA RAM. * UNLIKE THE A MATRIX, THESE VALUES MUST BE 0082 * ENTERED BY COLUMNS. THESE VALUES WILL BE 0083 0084 * LOCATED IN DATA RAM FOLLOWING THE A MATRIX VALUES. 0085 ÷ 0086 * 0087 001E 200B SND LAC COI 0088 001F 000E ADD ONE 0089 0020 500B SACL COL 0090 0021 4088 IN *, PA0 0091 0022 68A8 MAR *+ 0092 0023 2008 LAC BDIS 0093 0024 100B SUB COL 0094 0025 FE00 BNZ SND 0026 001E 0095 * MORE INITIALIZATION 0096 0097 0098 0027 200D LAC Т N 0099 0028 1001 SUB 0100 0029 5003 SACL C1 0101 002A 200D LAC т ADD ADIS 0102 002B 0007 SACL Т 0103 002C 500D Ν SUB 0104 002D 1001 0105 002E 5007 SACL ADIS 0106 * CALCULATE A × B 0107 0108 ¥ 0109 0110 0111 0112 Ν. . 0113 ¥ 0114 * OUTPUT(ij) $A(ik) \times B(kj)$ ١ 0115 = 0116 1 0117 0118 k = 1 0119 0120 FS LAC C1 0121 002F 2003 0122 0030 0001 ADD Ν

	0031			SACL	C1
	0032			LARP	1
	0033			LAR	AR1,T
	0034			LARP	0
	0035			ZAC	
	0036			SACL	C2
0129	0037	2004	SN	LAC	C2
0130	0038	000E		ADD	ONE
0131	0039	5004		SACL	C2
0132	003A	3803		LAR	AR0, C1
0133	003B	7F89		ZAC	
0134	003C	5006		SACL	ANS
0135	003D	5005		SACL	C3
0136	003E	2005	TH	LAC	C3
0137	003F	000E		ADD	ONE
0138	0040	5005		SACL	C3
0139	0041	6506		ZALH	ANS
0140	0042	6661		LT	*+, AR1
0141	0043	6DAO		MPY	*+, AR0
	0044			APAC	y · · · · -
	0045			SACH	ANS
	0046			LAC	C3
	0047			SUB	N
	0048			BNZ	тн
01.0		003E		2.112	
0147	•••	OUDE	*		
0148				ACCUMULA	ATOR WITH HIGH WORD OF 024 RESULT.
0149					DUR TO CONVERT TO Q12.
0150					Y THE 12 MSB'S ARE SIGNIFICANT.
0151			*		
	004A	2406		LAC	ANS,4
	004B			SACL	ANS
	004C			OUT	ANS, PAO
	004D			LAC	C2
	004E			SUB	P
	004F			BNZ	SN
010/		0037		DIVL	3.4
0158	0051			LAC	C1
	0052			SUB	ADIS
	0053			BNZ	FS
0100		002F		2112	
0141		F900	QUIT	в	QUIT
0101		0055		-	801 I
NO ERRORS.			RNINGS		
NO ERRORS,		NO WH	CONTRO-		

Appendix B

NO\$IDT	•	32020	O FAMILY	MACRO (ASSEMBLER	PCC). 7 8	34.348	, 11:22:	01 02-25-85 PAGE 0001		
0001 ***********************												
0001			**************************************									
0002					DR ARE IN I							
0003					N, AND P,							
0005					******							
0000	0020		*****	AORG	32							
0003	0020	0000	м	EQU	>0							
0008		00001	N	EQU	>1							
0003		0001	P	EQU	>2							
0010		0003	ANS	EQU	>3							
0010		0000	BDM1	EQU	>4							
0012		0005	ONE	EQU	>5							
0013		0006	NM1	EQU	>6							
0014		0007	PM1	EQU	27							
0015		0007	*	200								
0016												
0017			*									
	0020	6080		LDPK	6							
	0021			LRLK	AR1,>300							
		0300			,							
0020	0023			LARP	1							
	0024			LACK	>1							
	0025			SACL	ONE							
0023			*									
0024			* READ	SIZES O	F MATRICES							
0025			*									
0026	0026	CB02		RPTK	2							
0027	0027	80A0		IN	*+, PA0							
0028			*		•							
0029			* MORE	INITIAL	IZATION							
0030			*									
0031	0028	2001		LAC	M							
0032	0029	0005		ADD	ONE							
0033	002A	6001		SACL	м							
		2000		LAC	N							
		1005		SUB	ONE							
		6006		SACL	NM1					1		
		3000		LT	N							
		3802		MPY	P							
		CE14		PAC								
		1005		SUB	ONE							
		6004		SACL	BDM1							
		2002		LAC	P							
		1005		SUB	ONE							
	0035	6007		SACL	PM1							
0045			*									
0046			* READ	IN THE	B MATRIX.							
0047	0001		*		481 3308							
0048		D100		LRLK	AR1,>308							
0040		0308 4804		RPT	BDM1							
		4804 80A0		IN	*+, PAO							
		2001	CALLER		**,FHO M							
		1005	CHEECK	SUB	ONE							
		6001		SACL	M							
		F680		BZ	QT							
0004		0052	`									
0055			*									
0056			* CALL	ROUTINE	TO READ I	IN A	ROW					

0057 * OF THE A MATRIX. 0058 0059 003F FE80 CALL TO 0040 0053 0060 0041 D100 LRLK AR1,>308 0042 0308 0061 0043 5589 LARP 1 0062 0044 3007 ARO, PM1 LAR 0063 0064 * CLEAR ACCUMULATOR AND P REGISTER. 0065 ¥ MUL Ö 0066 0045 A000 MPYK 0067 0046 CA00 ZAC 8600 0069 MULTIPLY A ROW BY A COLUMN. 0070 0071 0047 4806 RPT NM1 0072 0048 5DA0 MAC >FF00.*+ 0049 FF00 0073 004A CE15 APAC 0074 ¥ 0075 * OUTPUT RESULT. 0076 ¥ 0077 004B 6C03 SACH ANS.4 0078 004C E003 ANS, PAO OUT. 0079 004D 5588 LARP 0 0080 0081 * CHECK TO SEE IF ALL COLUMNS HAVE BEEN PROCESSED. 0082 0083 004E FB99 BANZ MUL, *-, 1 004F 0045 0084 ¥ 0085 ¥ GO GET NEXT ROW. 0086 ¥ 0087 0050 FF80 в CALLER 0051 003A 0088 0052 CE1F QT IDLE 0089 0053 CE04 10 CNFD 0090 0054 5589 LARP 1 0091 0055 D100 LRLK AR1.>200 0056 0200 0092 0057 4806 RPT NM1 0093 0058 80A0 *+. PAO IN 0094 0059 CE05 CNFP 0095 005A CE26 RET NO ERRORS, NO WARNINGS