EVM Application #7

Measuring the Frequency of an Input Square Wave Using the TMS320F240 EVM

APPLICATION REPORT: SPRA416

David Figoli

Digital Signal Processing Solutions January 1999



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty, or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

Contents	5
----------	---

Abstract	7
Product Support	8
World Wide Web	8
Email	8
Overview	9
Modules Used	9
Input	9
Output	9
Background and Methodology	
PLL Module	
Digital I/O Ports	10
Event Manager	11

Figures

Figure 1. Timing Diagram Demonstrating How Latency Affects Measured Frequency......14

EVM Application #7

Measuring the Frequency of an Input Square Wave Using the TMS320F240 EVM

Abstract

This EVM application measures the frequency of an input square wave using the capture input module in the Event Manager. The frequency is output to a variable that can be viewed in the debugger environment. This application is written in C2xx Assembly code. The algorithm described in this application report was implemented using the Texas Instruments (TI[™]) TMS320F240 Evaluation Module (EVM).

The specific topics discussed include:

- PLL module
- Digital I/O ports
- Event Manager

Product Support

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

Email

ţi)

For technical issues or clarification on switching products, please send a detailed email to dsph@ti.com. Questions receive prompt attention and are usually answered within one business day.



Overview

This application measures the frequency of an input square wave using the capture input module in the Event Manager. The frequency is output to a variable that can be viewed in the debugger environment. This application is written in C2xx Assembly code. The algorithm described in this application report was implemented using the TI TMS320F240 EVM.

To view the results, the following commands need to be entered into the debugger environment when the program is loaded.

ba STOP

wa *FREQ,,u

The measured frequency will appear in a watch window for the variable FREQ.

Modules Used

- Event Manager
- General Purpose Timer 2
- Capture Input 1

Input

CAP1/QEP1

Output

None

Background and Methodology

The initial setup of the program is similar to the previous capture application (CAP0.ASM). The PLL module, digital I/O ports, and the Event Manager need to be configured prior to capturing the input waveform.

This application makes use of the timer and the capture portion of the Event Manager module. The timer portion is used to determine the 1 second interval that the number of rising edges are to be captured in. The capture portion will determine when a rising edge on the input has occurred. Because the timer and the capture portion will be used to determine the frequency of the input square wave, this application will make use of two interrupt service routines. The interrupt priority for the timer is higher than the capture, which is what is desired; thus both interrupts can be unmasked at the same time.

We want the timer priority to be higher because when 1 second has elapsed, if the capture port had a higher priority, it would continue to count the number of rising edges. However, with the timers being higher in priority, the counting will have to stop because the core will service the higher priority interrupt.

PLL Module

The PLL module is set up as in Application #1 (PWM0.ASM). The frequency that the CPUCLK is setup to be is important in order to determine the period of the input square wave. The PLL divide by 2 is enabled and the multiplication ratio is set to 1; as a result, with a CLKIN (crystal oscillator) value of 10MHz, the CPUCLK is then 5MHz.

NOTE:

When changing the PLL settings, you must disable the PLL and then re-enable it so the new settings can take effect. If not, the PLL will retain the first settings it was set to when the system was powered on.

Digital I/O Ports

Similar to the PWM applications in which Output Control Register A (OCRA) has to be set so that the PWM signal can be output on the proper pins, Output Control Register B (OCRB) has to be set so that the pins that the capture inputs share with the I/O pins are configured as capture inputs.



Event Manager

Once the digital I/O port and the PLL module have been set, then the Event Manager module registers can be configured to capture the rising edges of an input square wave. Since only one input capture port will be used, only one GP timer in the Event Manager will be needed. In this application, the input will be placed into capture input 1. Since the number of rising edges is what is important in this application and not the actual timer value, it is not necessary to use GP timer 2 or 3. Instead, GP timer 1 can be used to dictate the 1 second interval.

This application uses two interrupt service routines. The capture port of the Event Manager is set to capture the rising edge of an input wave. Once a rising edge is captured, an interrupt is generated; the service routine of the capture register increments a counter. Each time a rising edge is captured, the counter is incremented until the timer portion of the Event Manager causes a period interrupt. A period interrupt is generated after 1 second has elapsed; once the period register of the timer module matches the timer, an interrupt is generated which causes the current value of the counter to be stored into a variable. Once the value is stored the counter is reset, control is returned back to the main line to await another interrupt. Several frequency counts are obtained and then averaged. The average of the measurements is stored into the variable FREQ. By creating a watch window and setting a break point at the end of the program, the frequency can be viewed once the program has ended.

The limitation of this application is the frequency of the input square wave. If the period of the input square wave exceeds one second, then the counter may not count any rising edges during the execution of the program. If the period of the signal is too short compared with the latency that the interrupt service routines are executed, then the frequency obtained will be lowered than the actual input frequency. For slow frequencies, if the frequency is lower than 1 Hertz, the results will be unreliable because each 1 second period may not contain a rising edge. For faster frequencies, the upper limit depends on the counter size and the ISR latency. If the ISR latency is considered (assuming an infinite counter), then the maximum measurable frequency will be 714kHz.

If the counter size is considered (assuming a negligible latency), then the maximum measurable frequency is 65.5kHz.

Ignoring counter size:

Maximum Freqency = $\frac{1}{28 \text{ cycles } \times 50 \text{ns}} \approx 714,000 \text{Hz}$

Ignoring ISR latency:

Maximum Freqency = 16bit Counter $\approx 65,500$ Hz

The smaller maximum frequency is the upper limit of this application. Because latency is an issue, the range of frequencies that this application can measure accurately is frequencies between 5Hz and 50kHz.

Period Interrupt Service Routine

Event Manager interrupt	1 cycle
Flush Pipeline, Check Vector Table	4 cycles
Branch to ISR	4 cycles

PERIOD_ISR	LDP	#0	2 cycles
	LACC	COUNTS	1 cycle
	SACL	*+,0,AR2	1 cycle
	LACC	#0	1 cycle
	SACL	COUNTS	1 cycle
	LACC	*	1 cycle
	SUB	#1	1 cycle
	SACL	*,0,AR1	1 cycle
	BCND	LEAVE,EQ	2 cycles
	LDP	#232	2 cycles
	LACC	EVIVRA	1 cycle
	CLRC	INTM	1 cycle
	RET		4 cycles

28 cycles

Capture Port Interrupt Service Routine

Event manager interrupt	1 cycle
Flush Pipeline, Check Vector Table	4 cycles
Branch to ISR	4 cycles

CAP_ISR	LDP	#0	2 cycles
	LACC	COUNTS	1 cycle
	ADD	#1	1 cycle
	SACL	COUNTS	1 cycle
	LDP	#232	2 cycles
	LACC	EVIVRC	1 cycle
	CLRC	INTM	1 cycle
	RET		4 cycles

22 cycles

The period interrupt service routine is a constant delay that is always included, but the capture interrupt service routine is variable because it depends on the input signal. Thus, the faster the frequency of the input signal, the more the latency associated with the capture interrupt service routine is going to affect the measured frequency. The higher frequency will be measured at a lower frequency, which is somewhat analogous to undersampling.

Figure 1. Timing Diagram Demonstrating How Latency Affects Measured Frequency



Ü

SW_INT21 SW INT22

SW_INT23



; File Name: cap1.asm ; Originator: Digital control systems Apps group - Houston ; Target System: 'C24x Evaluation Board Capture Input of the Event Manager Module is set up ; Description: to count the number of rising edges that ; an input square wave has in a 1 second period ; ; To view the results in the debugger environment ; enter the following commands before running the ; ; program ba STOP ; wa *FREQ,,u ; ; The value in FREQ is the number of rising edges ; that occur within a 1 second period. ; ; Last Updated: 12 June 1997 .include f240reqs.h ;______ ; Vector address declarations .sect ".vectors" START; Reset VectorBPHANTOM; Interrupt Level 1BPERIOD_ISR; Interrupt Level 2BPHANTOM; Interrupt Level 3BCAP_ISR; Interrupt Level 4BPHANTOM; Interrupt Level 4 RSVECT INT1 INT2 INT3 INT4 INT5 INT6 B PHANTOM ; Interrupt Level 6 B PHANTOM B PHANTOM B PHANTOM B PHANTOM RESERVED ; Reserved ; User S/W Interrupt ; User S/W Interrupt ; User S/W Interrupt SW INT8 SW INT9 SW INT10 PHANTOM SW_INT11 В ; User S/W Interrupt ; User S/W Interrupt В PHANTOM SW_INT12 SW_INT13 ; User S/W Interrupt B PHANTOM B PHANTOM ; User S/W Interrupt SW_INT14 SW_INT15 B PHANTOM ; User S/W Interrupt B PHANTOM B PHANTOM SW_INT16 ; User S/W Interrupt TRAP ; Trap vector NMINT B PHANTOM ; Non-maskable Interrupt B PHANTOM B PHANTOM B PHANTOM B PHANTOM EMU_TRAP ; Emulator Trap SW_INT20 ; User S/W Interrupt

B PHANTOM

; User S/W Interrupt

; User S/W Interrupt

; User S/W Interrupt

; MAIN CODE - starts here .text NOP SETC INTM ;Disable interrupts SPLK #000Ah,IMR ;Mask all core interrupts START: ;except INT4 and INT2 LACC IFR ;Read Interrupt flags SACL IFR ;Clear all interrupt flags ;Clear Sign Extension Mode CLRC SXM ;Reset Overflow Mode ;Config Block B0 to Data mem CLRC OVM CLRC CNF ;-----; Set up PLL Module LDP #00E0h ;The following line is necessary if a previous program set the PLL ;to a different setting from the settings which the application ;uses. By disabling the PLL, the CKCR1 register can be modified so ; that the PLL can run at the new settings when it is re-enabled. SPLK #000000001000001b,CKCR0 ; CLKMD=PLL; Disable,SYSCLK=CPUCLK/2 5432109876543210 ; SPLK #000000010111000b,CKCR1 ;CLKIN(OSC)=10MHz,CPUCLK=5MHz ;CKCR1 - Clock Control Register 1 ; (1011)CKINF(3)-CKINF(0) - Crystal or Clock-In Bits 7-4 ; Frequency Frequency = 10MHz; Bit 3 (1) PLLDIV(2) - PLL divide by 2 bit ; Divide PLL input by 2 ; Bits 2-0 (000) PLLFB(2)-PLLFB(0) - PLL multiplication ratio ; ; PLL Multiplication Ratio = 1 5432109876543210 ; SPLK #000000011000001b,CKCR0 CLKMD=PLL Enable, SYSCLK=CPUCLK/2 ; ;CKCR0 - Clock Control Register 0

; Bits 7-6 (11) CLKMD(1),CLKMD(0) - Operational mode of Clock ; Module ; PLL Enabled; Run on CLKIN on exiting low power mode ; Bits 5-4 (00) PLLOCK(1),PLLOCK(0) - PLL Status. READ ONLY



; ;	Bits 3-2	(00)	PLLPM(1) LPM0	,PLLPM(0) - Low Power Mode
; ;	Bit 1	(0)	ACLKENA ACLK Dis	- 1MHz ACLK Enable sabled
; ;	Bit O	(1)	PLLPS - f(sysclk	System Clock Prescale Value x)=f(cpuclk)/2
;		SPLK	5432109 #0100000	9876543210 9011000000b,SYSCR ;CLKOUT=CPUCLK
;SYSCE	R - System	Contro	l Regist(er
; ;	Bit 15-14	(01)	RESET	1,RESETO - Software Reset Bits No Action
;	Bits 13-8	(0000	00) Reser	rved
; ;	Bit 7-6	(11)	CLKSRC1, CPUCL	CLKSRC0 - CLKOUT-Pin Source Select K: CPU clock output mode
; ;	Bit 5-0	(0000	00) Re	served
;		SPLK	#006Fh,	WDCR ;Disable WD if VCCP=5V (JP6 in pos. 2-3)
		KICK_	DOG	;Reset Watchdog
; Set	up Digital	I/O P	ort	
,		LDP	#225	;DP=225, Data Page to Configure OCRx
;			5432109	9876543210
		SPLK	#0011100	000000000b, OCRA
; OCRA	- Output	Contro	l Regist(er A
;		Bit 1	5 (0)	CRA.15 - IOPB7
;			1 (0)	
		Bit 1	4 (0)	CRA.14 - IOPB6
'		Bit 1 Bit 1	4 (0) 3 (1)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP
;		Bit 1 Bit 1 Bit 1	4 (0) 3 (1) 2 (1)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP
; ; ;		Bit 1 Bit 1 Bit 1 Bit 1	4 (0) 3 (1) 2 (1) 1 (1)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP
, ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 1	4 (0) 3 (1) 2 (1) 1 (1) 0 (0)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2
; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 9	$\begin{array}{ccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ \end{array}$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - TOPB2 CRA.9 - TOPB1
, ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 9 Bit 8	$\begin{array}{cccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ \hline 7 & 4 (2000) \\ \end{array}$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0
; ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bits	$\begin{array}{cccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ 7-4 & (0000 \\ \end{array}$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0))Reserved
; ; ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 9 Bit 8 Bit 8 Bit 3 Bit 3	$\begin{array}{cccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ 7-4 & (0000 \\ & (0) \\ & (0) \\ \end{array}$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 IOPA2
, ; ; ; ; ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 9 Bit 8 Bit 8 Bit 3 Bit 2 Bit 1	$\begin{array}{cccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ 7-4 & (0000 \\ & (0) \\ & (0) \\ & (0) \\ & (0) \\ \end{array}$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1
, ; ; ; ; ; ; ; ; ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 3 Bit 2 Bit 1 Bit 0	$\begin{array}{cccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ 7-4 & (0000 \\ & (0) \\ & (0$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bit 8 Bit 3 Bit 2 Bit 1 Bit 0	$\begin{array}{cccc} 4 & (0) \\ 3 & (1) \\ 2 & (1) \\ 1 & (1) \\ 0 & (0) \\ & (0) \\ 7-4 & (0000 \\ & (0) \\ & (0) \\ & (0) \\ & (0) \\ & (0) \\ & (0) \\ \end{array}$	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;		Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bit 8 Bit 8 Bit 3 Bit 2 Bit 1 Bit 0 SPLK	4 (0) 3 (1) 2 (1) 1 (1) 0 (0) (0) 7-4 (0000 (0) (0) (0) (0) 7654321 #1111000	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0 10 00b,OCRB
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	- Output C	Bit 1 Bit 1 Bit 1 Bit 1 Bit 9 Bit 8 Bit 8 Bit 3 Bit 2 Bit 1 Bit 0 SPLK	4 (0) 3 (1) 2 (1) 1 (1) 0 (0) (0) 7-4 (0000 (0) (0) (0) (0) 7654321 #1111000 Register	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0 10 00b,OCRB r B
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	- Output C	Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bit 3 Bit 2 Bit 1 Bit 0 SPLK ontrol Bit 7	4 (0) 3 (1) 2 (1) 1 (1) 0 (0) (0) 7-4 (0000 (0) (0) (0) (0) 7654321 #1111000 Register (1)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0 10 00b,OCRB r B CRB.7 - CAP4
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	- Output C	Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bit 3 Bit 2 Bit 1 Bit 0 SPLK Ontrol Bit 7 Bit 6	4 (0) 3 (1) 2 (1) 1 (1) 0 (0) (0) 7-4 (0000 (0) (0) (0) (0) 7654321 #1111000 Register (1) (1)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0 10 00b,OCRB r B CRB.7 - CAP4 CRB.6 - CAP3 CRD.2 - IOPA2 CRD.2 - CAP4 CRD.2 - CAP4 CRD.2 - CAP4 CRD.2 - CAP3
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	- Output C	Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bit 8 Bit 8 Bit 3 Bit 2 Bit 1 Bit 0 SPLK ontrol Bit 7 Bit 6 Bit 5	4 (0) 3 (1) 2 (1) 1 (1) 0 (0) (0) 7-4 (0000 (0) (0) (0) (0) 7654321 #1111000 Register (1) (1) (1)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0 CRB.7 - CAP4 CRB.6 - CAP3 CRB.5 - CAP2/QEP2 CRB.4 CAP1(OEP1)
, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	- Output C	Bit 1 Bit 1 Bit 1 Bit 1 Bit 2 Bit 8 Bit 3 Bit 2 Bit 3 Bit 2 Bit 1 Bit 0 SPLK ontrol Bit 7 Bit 6 Bit 5 Bit 4 Bit 3	4 (0) 3 (1) 2 (1) 1 (1) 0 (0) (0) 7-4 (0000 (0) (0) (0) (0) 7654321 #1111000 Register (1) (1) (1) (1) (0)	CRA.14 - TOPB6 CRA.13 - T3PWM/T3CMP CRA.12 - T2PWM/T2CMP CRA.11 - T1PWM/T1CMP CRA.10 - IOPB2 CRA.9 - IOPB1 CRA.8 - IOPB0 D)Reserved CRA.3 - IOPA3 CRA.2 - IOPA2 CRA.1 - IOPA1 CRA.0 - IOPA0 10 10 10 10 10 10 10 10 10 1

Measuring the Frequency of an Input Square Wave Using the TMS320F240 EVM



		SPLK	<pre>#T1COMPARE,T1CMPR;T1CMPR = T1PERIOD/2</pre>
			2109876543210
'		SPLK	± 0.0000101010101 GPTCON
		DI LIC	
;GPTC	ON - GP Time	er Con	trol Register
;	Bit 15	(0)	T3STAT - GP Timer 3 Status. READ ONLY
;	Bit 14	(0)	T2STAT - GP Timer 2 Status READ ONLY
:	Bit 13	(0)	TISTAT - GP Timer 1 Status READ ONLY
•	$P_{1+\alpha} = 12 - 11$	(0)	TIDINI OF TIMEFT Detects. And other 3
;	DICS IZ-II	(00)	No event starts ADC
;	Bits 10-9	(00)	T2TOADC - ADC start by event of GP Timer 2
;			No event starts ADC
;	Bits 8-7	(00)	T1TOADC - ADC start by event of GP Timer 1
;			No event starts ADC
;	Bit 6	(1)	TCOMPOE - Compare output enable
;			Enable all three GP timer compare outputs
;	Bits 5-4	(01)	T3PIN - Polarity of GP Timer 3 compare output
;		(-)	Active Low
;	Bits 3-2	(01)	T2PIN - Polarity of GP Timer 2 compare output
;		(01)	Active Low
;	Bits 1-0	(01)	T1PIN - Polarity of GP Timer 1 compare output
:	DICSIO	(01)	Active Low
,			Active how
		SPLK	#T1PERIOD.T1PR ; T1PR = 9897h
		SPLK	#0000h.T1CNT ; Initialize Timer 1
		SPLK	#0000h T2CNT ; Initialize Timer 2
		SDI TUC	#0000h, rzewi ; initialize Timer 3
;			5432109876543210
		SPLK	#0001011100000110b,T1CON
;T1CO	N - GP Timer	r 1 Co	ntrol Register
;	Bits 15-14	(00)	FREE,SOFT - Emulation Control Bits
;			Stop immediately on emulation suspend
;	Bits 13-11	(010)	TMODE2-TMODE0 - Count Mode Selection
;			Continuous-Up Count Mode
;	Bits 10-8	(111)	TPS2-TPS0 - Input Clock Prescaler
;		()	Divide by 128
;	Bit 7	(0)	Reserved
:	Bit 6	(0)	TENARIE - Timer Enable
•	DIC U	(0)	Disable timer operations
		(00)	DISADIE CIMEI OPERACIONS
	DIUS 3-4	(00)	ILLASI, ILLASU - LIUCK SOURCE SELECL
,	Dita 2 0	(01)	INCERNAL CLOCK SOURCE
1	DILS 3-2	(UI)	Condition
;			When counter is 0 or equals period
			register value
;	Bit 1	(1)	TECMPR - Timer compare enable
;	-	. /	Enable timer compare operation

Ų

;	Bit O	(0)	Reserved
;		SPLK	5432109876543210 #000000000000000b,T2CON ;GP Timer 2-Not Used
; T2C01	N - GP Time:	c 2 Co:	ntrol Register
;	Bits 15-14	(00)	FREE, SOFT - Emulation Control Bits
; ; :	Bits 13-11	(000)	Stop immediately on emulation suspend TMODE2-TMODE0 - Count Mode Selection Stop/Hold
;;;	Bits 10-8	(000)	TPS2-TPS0 - Input Clock Prescaler Divide by 1
;	Bit 7	(0)	TSWT1 - GP Timer 1 timer enable bit Use own TENABLE bit
; ;	Bit 6	(0)	TENABLE - Timer Enable Disable timer operations
; ;	Bits 5-4	(00)	TCLKS1,TCLKS0 - Clock Source Select Internal Clock Source
; ; :	Bits 3-2	(00)	TCLD1,TCLD0 - Timer Compare Register Reload Condition When counter is 0
;;;	Bit 1	(0)	TECMPR - Timer compare enable Disable timer compare operation
; ;	Bit O	(0)	SELTIPR - Period Register select Use own period register
;		SPLK	5432109876543210 #000000000000000b,T3CON ;GP Timer 3-Not Used
; T3COI	N - GP Timei	- 3 Co	ntrol Register
;	Bits 15-14	(00)	FREE,SOFT - Emulation Control Bits
; ;	Bits 13-11	(000)	Stop immediately on emulation suspend TMODE2-TMODE0 - Count Mode Selection
, ; ;	Bits 10-8	(000)	TPS2-TPS0 - Input Clock Prescaler Divide by 1
; ;	Bit 7	(0)	TSWT1 - GP Timer 1 timer enable bit Use own TENABLE bit
; ;	Bit 6	(0)	TENABLE – Timer Enable Disable timer operations
; ;	Bits 5-4	(00)	TCLKS1,TCLKS0 - Clock Source Select Internal
;	Bits 3-2	(00)	TCLD1,TCLD0 - Timer Compare Register Reload Condition
; ; ;	Bit 1	(0)	When counter is 0 TECMPR - Timer compare enable Disable timer compare operation
; ;	Bit O	(0)	SELTIPR - Period Register select Use own period register
;		SPLK	5432109876543210 #1011110001010101b,CAPCON

Measuring the Frequency of an Input Square Wave Using the TMS320F240 EVM

20

より



;CAPC	ON - Capture	e Cont	rol Re	gister
;	Bit 15	(0)	CAPRE	S - Capture Reset
;			Clear	all registers of capture units and
;				QEP circuits to 0
;	Bits 14-13	(01)	CAPQE	PN - Capture Units 1 & 2 and QEP Circuit
;				Control
;			Ena	able Capture Units 1 & 2. Disable QEP
;				Circuit
;	Bit 12	(1)	CAP3E	N - Capture Unit 3 Control
;			Ena	able Capture Unit 3
;	Bit 11	(1)	CAP4E	N - Capture Unit 4 Control
;			Ena	able Capture Unit 4
;	Bit 10	(1)	CAP34	TSEL - GP Timer Selection for Capture
				Units 3 & 4
;			Se	lect GP Timer 3
;	Bit 9	(0)	CAP12	TSEL - GP Timer Selection for Capture
		. ,		Units 1 & 2
;				Select GP Timer 2
;	Bit 8	(0)	CAP4T	OADC - Capture Unit 4 starts ADC
;		(-)		No Action
;	Bits 7-6	(01)	CAP1E	DGE - Edge Detection for Capture Unit 1
;	2102 / 0	(01)	0112 22	Detect Rising Edge
;	Bits 5-4	(01)	CAP2E	DGE - Edge Detection for Capture Unit 2
;	5105 5 1	(01)		Detect Rising Edge
;	Bits 3-2	(01)	CAPSE	DGE - Edge Detection for Capture Unit 3
:	DICS 5 Z	(01)		Detect Rising Edge
;	Bits 0-1	(01)	CAD4E	DGE - Edge Detection for Capture Unit 4
;	DICS U I	(01)	CALITY	Detect Riging Edge
,				beceet Ribing Lage
:			8765	43210
,		SDIK	#0111	111116 CADETEO
		DF IIK	#0111	IIIID, CAFFIFO
CADE	IFO - Cantur	re FTF	0 Stat	us Register
:	110 capta	Rite	15 - 14	CAD4FIFO Status - READ ONLY
;		Bite	13-12	CAPSEIFO Status - READ ONLY
;		Bite	11_10	CAP2FIFO Status - READ ONLY
:		Bita	9_8	CADIFIFO Status - READ ONLY
:		Bit 7	(1)	CADETEO15 = CADAETEO bit 15 Clear
;		DIC /	(1)	Clear Bit 15 of CADETEO
:		Bit 6	(1)	CADETEO14 = CADAETEO bit 14 Clear
		BIC 0	(1)	Clear Bit 14 of CADETEO
		D;+ 5	(1)	CIERI BIL IN OL CAPFIFO CADETEO12 CADZETEO bit 12 Cloor
		BIC D	(⊥)	CAPFIFUIS - CAPSFIFU DIL IS CIERI
			(1)	CLEAR BIL 15 OF CAPFIFO
		BIL 4	(⊥)	CAPFIFUIZ - CAPSFIFU DIL 12 CIEdi
,		ר די ב	(1)	CLEAR BIL 12 OF CAPFIFO
,		BIC 3	(⊥)	CAPFIFULI - CAPZFIFU DIT II Clear Clear Dit 11 of CADETEO
,			(1)	CLEAR BIT II OF CAPFIFO
,		ΒΊζ 2	(⊥)	CAPFIFULU - CAPZFIFU DIT IU Clear
			(1)	CLEAR BIT IU OI CAPFIFU
,		ΒΊζ Ι	(⊥)	CAPFIFUS - CAPIFIFU DIT 9 Clear
,			(1)	CLEAR BIT Y OI CAPFIFU
1		ΒΙΓ Ο	(⊥)	CAPFIFUS - CAPIFIFU DIT & Clear

;		Clear Bit 8 of CAPFIFO
;		09876543210
,		SPLK #0001000000b.EVIMRA
;EVIM	RA – EV Int	terrupt Mask Register A
;	Bits 15-11	L Reserved
;	Bit 10	(0) T10FINT ENABLE - Timer 1 Overflow Interrupt
;		Enable
;		Disabled
;	Bit 9	(0) T1UFINT ENABLE - Timer 1 Underflow Interrupt
;		Enable
;		Disabled
;	BIC 8	(0) TICINT ENABLE - TIMER I Compare Interrupt Enable Disabled
;	Bit 7	(1) T1PINT ENABLE - Timer 1 Period Interrupt Enable
;		Enabled
;	Bit 6	(0) SCMP3INT ENABLE - Simple Compare Unit 3 Comp Int
		Enable
;		Disabled
;	Bit 5	(0) SCMP2INT ENABLE - Simple Compare Unit 2 Comp Int
		Enable
;		Disabled
i	BIT 4	(U) SCMPIINT ENABLE - Simple Compare Unit I Comp Int
;	Bit 3	(0) CMP3INT ENABLE - Full Compare Unit 3 Comp Int
,	Dic J	(0) Chi Sini Linibili I dil Compare onic 5 comp inc Enable
;		Disabled
;	Bit 2	(0) CMP2INT ENABLE - Full Compare Unit 2 Comp Int
		Enable
;		Disabled
;	Bit 1	(0) CMP1INT ENABLE - Full Compare unit 1 Comp Int
		Enable
;	- 1 - 0	Disabled
;	Bit O	(0) PDPIN'I ENABLE - Power Drive Protection Interrupt
		Enable
,		DISADIEG
;		3210
		SPLK #0001b,EVIMRC
;EVIM	RC – EV Int	terrupt Mask Register C
;	Bits 15-4	Reserved
;	Bit 3	(0) CAP4INT Enable
;		Disable
;	Bit 2	(U) CAP3INT Enable
; •		UISADIE
, :	DIL I	(v) CAFZINI EHADIC Digable
;	Bit O	(1) CADIINT Enable
,		(1) CAFILINI BHADIC

Ų



;	Enable	e
;		
; VAI	RIABLES FOR CAE	P_ISR
,		
. b:	ss VALUE1,1	;1st timer value for 1st period interrupt
.b:	ss VALUE2,1	;2nd timer value for 2nd period interrupt
. b:	ss VALUE3,1	;3rd timer value for 3rd period interrupt
. b:	ss VALUE4,1	;4th timer value for 4th period interrupt
.b; ;	ss VALUE5,1	;5th timer value for 5th period interrupt
. b: . b:	ss COUNTER,1 ss FREQ,1	;Counter to acquire 5 values ;Frequency to count the number of
; . b:	ss COUNTS,1	rising edges ;Counts the number of rising edges
;		in 1 second
.te	ext	
LAI	R AR1, #VALUE1 R AR2, #COUNTE	;AR1 = address of VALUE1 R ;AR2 = address of COUNTER
ות.ז	D #0	
וספ	- #0 rk #0000b vatu	TI : Thitialize VALUE1
	LK #000011,VALU	TT /INICIALIZE VALUEL TT :Initialize VALUE?
	LK #0000H,VALU	TZ /INICIALIZE VALUEZ
	LK #0000H,VALU	TA : Initialize VALUES
SPI	LK #0000h,VALU	E5 ;Initialize VALUE5
SPI	K #0005h,COUNTER;Counter set to acquire 5. ; values	
SPI	LK #0000h,FREQ	;Initialize FREQ
SPI	LK #0000h,COUN	TS ;Initialize COUNTS
LDI	P #232	
LAG	CC EVIFRC	;ACC = Interrupt Flags of EVIFRC
SA	CL EVIFRC	;EVIFRC = ACC => clears all flags
LDI	₽ #0	
LAC	CC IFR	;ACC = Interrupt Flags of IFR
SA	CL IFR	;IFR = ACC => clears all flags
LDI SB:	P #232 IT1 T1CON,B6 MS	K ;Sets Bit 6 of T1CON

;TxCON - GP Timer x Control Register Bit 6 (1) TENABLE - Timer Enable ; Enable Timer Operations ; *,AR1 ;ARP = AR1 MAR CLRC INTM ;Enable Interrupts WAIT ; Wait for an interrupt WAIT B ;------; PERIOD INTERRUPT SERVICE ROUTINE ;-----LDP #0 ;DP = 0 for addresses 0000h - 007Fh PERIOD ISR LACC COUNTS ;ACC = Counts SACL *+,0,AR2 ;VALUEx= value of GP Timer from ; CAP1FIFO, ARP = AR2LACC #0 ; ACC = 0SACL COUNTS ;Clear the Counts LACC * ;ACC = COUNTER SUB #1 ;Decrement Counter SACL *,0,AR1 ;Store new value of Counter, ; APR = AR1 BCND LEAVE, EQ ; If captured all values stop else ; restart ;DP = 232 for address 7400h - 747Fh LDP #232 LACC EVIVRA ;Reading Vector Register Clears ; Interrupt Flags ;Enable Interrupts CLRC INTM RET ;Return to program LDP #0 LEAVE ;DP = 0, Data Page for the acquired ; values LACC VALUE2 ; ACC = VALUE2 VALUE3 ;ACC = VALUE2 + VALUE3 ADD VALUE4 ; ACC = VALUE2 + VALUE3 + VALUE4 ADD VALUE5 ;ACC = VALUE2 + VALUE3 + VALUE4 + ADD ; VALUE5 ;Shift ACC right = Divide by 2 SFR ;Shift ACC right = Divide by 2 SFR ;Store value into AVERAGE SACL FREQ STOP В STOP ;End the Program

; CAPTURE INTERRUPT SERVICE ROUTINE



;			
CAP_ISR	LDP LACC ADD SACL	#0 COUNTS #1 COUNTS	;DP = 0 for addresses 0000h - 007Fh ;ACC = COUNTS ;ACC = COUNTS + 1; Increment Counts ;COUNTS = ACC; Store new value
;	LDP LACC CLRC RET	#232 EVIVRC INTM	<pre>;DP = 232 for addresses 7400h - 747Fh ;Reading Vector Register clears Interrupt Flags ;Enable Interrupts ;Return from interrupt</pre>
;=====================================	===== TOM	========	
; Description: ;	Dummy ISR, used to trap spurious interrupts.		
; Modifies: ;	Nothing		
; Last Update:	16 Ju	ne 95 	
,PHANTOM	=== KICK_ B PH	 DOG ANTOM	;Resets WD counter