

TMS320C6414T/15T/16T Power Consumption Summary

Todd Hiers Matthew Webster C6000 Hardware Applications

ABSTRACT

This document discusses the power consumption of the Texas Instruments TMS320C6414TTM, TMS320C6415TTM, and TMS320C6416TTM digital signal processors (DSPs). Power consumption on these devices is highly application dependent, so a spreadsheet is provided to model power consumption for a user's application. To get good results from the spreadsheet, realistic usage parameters must be entered. The low core voltage and other power design optimizations allow these DSPs to operate with industry–leading performance, while maintaining a low power–to–performance ratio.

This application report contains a spreadsheet that can be downloaded from http://www.ti.com/lit/zip/SPRAA45.

Table 1. Typical Activity[†]

			Power Per Frequency (mW/MHz) [‡]	Power at Frequency (W)§		
Device	Core Voltage	Frequency	CPU and L1	Internal Logic	Ю	Total
C641x	1.2 V	1 G	0.440	1.140	0.510	1.650
C641x	1.2 V	720 MHz	0.440	0.860	0.500	1.360
C641x	1.1 V	600 MHz	0.390	0.610	0.490	1.100

[†] Note: Typical Activity *does not* include peak power requirements.

Contents

1	ACTIVITY-Based Models	3
	1.1 Baseline Power	3
	1.2 Activity Power	
	1.3 Peak Power	
	1.4 Modules	
2	Using the Power Estimation Spreadsheet	4
	2.1 Choosing Appropriate Values	
	2.1.1 % Utilization	
	2.1.2 % Writes	
	2.1.3 % Switching	

Trademarks are the property of their respective owners.

[‡] Assumes 60% CPU utilization

[§] Assumes 60% CPU utilization, 50% EMIF utilization (133 MHz), 50% writes, 64-bits, 50% bit switching, 2 2 MHz McBSP at 100% utilization, and 2 75MHz Timers at 100% utilization



2.2	Power-Down Modes	. 6
2.3	Graphs	. 6



3 Usi	Using the Results				
3.1					
4.1	wideo Decoder	7			
4.2	Video Encoder	7			
	List of Tables				
Table 1.	Typical Activity	. ′			



1 Activity-Based Models

TMS320C64xTTM power consumption can vary widely depending on the use of on-chip resources. Thus, power consumption can not be estimated accurately without an understanding of the components of the DSP in use and the usage patterns for those components. By providing the usage parameters that describe how and what on the DSP is being used, accurate consumption numbers can be obtained for power-supply and thermal analysis.

This model breaks down power consumption into two major components: baseline power and activity power. Using this model, different applications that use the DSP differently can get accurate predictions, all across the spectrum of possible power consumption on the C64xT devices.

1.1 Baseline Power

Baseline consumption is power that is consumed that is not dependent on chip activity. This includes things like static power, PLL power, and clock tree power. While independent of activity, baseline power is dependent on voltage and temperature. Thus, the user can affect baseline power only by the selected part (and CVdd voltage) or by the operating temperature.

1.2 Activity Power

Activity consumption is power that is consumed by active parts of the DSP (the CPU, EDMA, peripherals, etc.). Active power is independent of temperature, but dependent on voltage and activity levels. Activity power is separated by the major modules of the device, so that their contribution can be measured independently of each other. This helps with tailoring power consumption to specific applications. The parameters used to determine the activity level of a module are frequency, utilization, read/write balance, bus size, and switching probability. Module activity power includes necessary EDMA service for peripherals that require it. Note that not all parameters apply to all modules.

- *Frequency* is the operating frequency of a module or the frequency of external interface to that module.
- % Utilization is the relative amount of time the module is active or in use versus off or idled.
- % Write is the relative amount of time (considering active time only) the module is sending data out of the DSP versus reading data into the DSP.
- *Bits* is the number of data bits being used in a selectable-width interface.
- % Switch is the probability that any one data bit will change state from one cycle to the next.

1.3 Peak Power

Peak in rush power requirements vary greatly depending on end-use application design and implementation. Peak power requirements are an additional consideration in multiprocessor designs and thus, dictate added evaluation in the end-use application.

Factors to consider include, but are not limited to, power supply selection, loads, layout and routing, transient and bulk capacitance, and end-use application sequencing (e. g., DSPs, etc.).



1.4 Modules

The C64xT power estimation form contains the following modules with adjustable parameters

- CPL
- EMIFA (Includes AECLKOUT1)
 - AECLKOUT2
 - CLKOUT4
 - CLKOUT6
- EMIFB (Includes BECLKOUT1)
 - BECLKOUT2
- McBSP 0
- McBSP 1
- McBSP 2
- Timer 0
- Timer 1
- Timer 2
- HPI
- PCI
- UTOPIA
- TCP
- VCP

EDMA is not listed as a separate module because the module activity models include necessary EDMA service.

2 Using the Power Estimation Spreadsheet

Using the power estimation spreadsheet involves simply entering appropriate usage parameters. Cells that are designed for user input are white in color. To use the spreadsheet, simply:

- Choose the appropriate operating voltage for your desired part.
- Enter the case temperature for which you want to estimate power.
- Fill in the appropriate module use parameters.

The spreadsheet will take the provided information and display the details of power consumption for that configuration.

2.1 Choosing Appropriate Values

The frequency and bits user values are determined by design and it will be clear what the correct values to enter are. Modules that are completely unused and unclocked should use 0 for frequency to prevent any idle power from that module from being included. The utilization, read/write balance, and bit switching require estimation and a good understanding of the user application to choose appropriate values.



2.1.1 % Utilization

For modules except CPU, utilization is simply the percentage of time the module spends doing something useful, versus being unused or idle. For these peripherals, there are not various degrees of use, so the value is just an average over time. For example, the EMIF performs reads and writes one-quarter of the time and has no data to move for the other three-quarters of the time (though it continues to perform background tasks like refresh), this would be 25% utilization.

For peripherals with IO, utilization can be estimated by comparing used bandwidth with theoretical maximum bandwidth. If, for example, an application must transfer 50 MB/s via the PCI port, with a theoretical 132 MB/s maximum, the PCI port utilization would be about 40%.

The CPU utilization isn't as straightforward, because there are varying degrees of use for the CPU. Here, 0% utilization means the CPU is idle and does no useful work, where 100% utilization means all 8 functional units are active every cycle and the maximum amount of data is brought in from L1P and L1D every cycle. Few DSP algorithms will achieve 100% utilization, because this requires everything to be used every cycle, with no stalls. Even DSP-intense applications do not spend all of the time in such highly parallel loops. Time is typically also spent executing control code or less demanding DSP algorithms. These types of code may execute only a few instructions in parallel and significantly reduce the IO of the CPU, and thus reduce overall utilization. Thus the balance of CPU use for the application must be considered, and entering 100% utilization is not practical for real applications.

For example, an application that executes control code (estimated at 25% of CPU capability) half of the time, and very dense DSP code (estimated at 90% of CPU capability) the other half, would have an average utilization of about 60% ($25\% \times 50\% + 90\% \times 50\%$). If the balance were changed to 25% control code and 75% DSP code, the weighted average would be about 75% utilization ($25\% \times 25\% + 90\% \times 75\%$). If the 25%/75% ratio is kept, but the DSP code does not fully use all the CPU resources (estimate now at 75% of CPU capability) then the overall utilization returns to about 60% ($25\% \times 25\% + 75\% \times 75\%$). Using estimates of intensity and duration of blocks of code in the application, an estimate of the overall CPU utilization can be obtained.

System level issues may also reduce utilization. Though the spreadsheet will accept 100% utilization for all peripherals, this is not possible in reality. As memory and EDMA bandwidth is consumed, peripheral activity is throttled back due to these bottlenecks and therefore do not achieve 100% utilization. In applications with a lot of memory and/or EDMA usage, individual module utilization numbers should be entered keeping this overall limitation in mind.

2.1.2 % Writes

Peripherals that move data out of the DSP as much as they move data into the DSP have 50% writes. The other 50% of the active time is assumed to be reads. In some applications, peripherals move data in only one direction, or have a known balance of data movement. In these cases, % writes should be changed to 0% for an application that does only reads, 100% for an application that does only writes, or the known write/read ratio of the application as appropriate. Otherwise, 50% is a typical number that should be used.



2.1.3 % Switching

Random data has a 50% chance any bit will change from one cycle to the next. Some applications may be able to predict this chance using some *a priori* information about the data set. If there is a property of the algorithm that allows prediction of the bit changes, the application-specific probability can be used. All other applications should use the default number of 50%

2.2 Power-Down Modes

In addition to the power consumption for the supplied parameters, the power calculation spreadsheet gives the power consumption for the CPU power-down modes. Note that the PD1 and IDLE power-down modes include consumption by idle EMIFA.

2.3 Graphs

The graphs page contains graphs that provide a visual breakdown of power consumption. Shown is a comparison of active power (based on the parameters supplied) and the power-down modes, and pie charts showing the relative contributions of each module to the core and IO power consumption.

3 Using the Results

The results presented by the spreadsheet are based on measured data for revision 1.1 silicon. The measured units were selected to be at the maximum end of power consumption for production units; no production units will have average power consumption that exceeds the spreadsheet values. The spreadsheet data may therefore be considered maximum average power consumption. That is, transient currents may cause power to spike above the spreadsheet value for a small amount of time, but over a long period of time, the observed average consumption will be below the spreadsheet value. Thus, the spreadsheet value may be used for board thermal analysis and power supply design as a maximum long-term average.

3.1 Adjusting IO Power Results

IO Power is dependent not only on the DSP and activity, but also the load being driven. For loads with CMOS inputs, the power required to drive the trace dominates, and is a better measure of load than number of inputs or lumped load capacitance. For the data presented in the spreadsheet, the EMIF, McBSP, Timer, and UTOPIA interfaces were loaded with approximately 4 inches of 50 ohm trace, with serial termination. PCI and HPI were loaded with approximately 2.5 inches of 50 ohm trace, with no termination. If the target system has very different IO loading, the spreadsheet results may be scaled either up or down to compensate. For this reason, the spreadsheet allows the user to specify the approximate load on the IO pins for each module. This parameter is used to adjust the reported IO power numbers.

4 Examples

Here are a few examples demonstrating how to choose appropriate values for a particular application. The values used in these examples may be imported into the spreadsheet by clicking the appropriate macro button.



4.1 Video Decoder

In this example, the DSP is reading in a compressed video stream of 9 Mbps, performing decoding and sending the decoded data to a video device. The video is 720x480x16bit @ 30 fps, which is 675 KB per frame, and 20 MB per second. The video data is fed in via EMIF, and a 3-video-frame buffer is in external memory. For each frame, all 3 frames in the buffer must be read for decoding. The final decoded frame is then saved in the buffer and sent to the external video device. In addition, a 2 Mbps audio stream is fed into the DSP via McBSP, and 2 Mbps processed audio is sent out via McBSP. The DSP is running at 1.2 V, 720 MHz CPU, in a 60 C environment. EMIF is running at 100 MHz, with a 32-bit bus and using both ECLKOUTs

- Voltage: 1.2 V
- Temp: 60 C
- CPU: 720MHz, 23% utilization. We estimate CPU utilization based on the following factors:
 - Video decode (very highly optimized DSP algorithm) 50% of CPU capability for 30% of the time.
 - Audio decode (optimized DSP algorithm) 42% of CPU capability for 10% of the time.
 - Background: 6% of CPU capability for 60% of the time
- EMIFA: 133 MHz, 17% utilization, 40% writes, 32 bits, 50% switching
 - Compressed video: Read 1.1 MB/s
 - External buffer: Write 20 MB/s, Read 60 MB/s
 - Output video: Write 20 MB/s
 - Total: 101.1 MB/s (380 MB/s max for 32-bit EMIF), 40 MB/s of which are writes
- AECLKOUT2: 133 MHz, 100% utilization
- McBSP0: 2 MHz, 100% utilization, 50% switching
- McBSP1: 2 MHz, 100% utilization, 50% switching
- All other modules use 0 MHz, 0% utilization

Entering these values into the spreadsheet gives us a maximum power consumption of about 691 mW core, 339 mW IO, for a total of 1030 mW

4.2 Video Encoder

In this example, the DSP is reading in a video stream of 720x480x16bit video data, performing video compression and sending the 9 Mbps encoded data to a video device. The video is 720x480x16bit @ 30 fps, which is 675 KB per frame, and 20 MB per second. The video data is fed in via EMIF, and a 3-video-frame buffer is in external memory. For each frame, all 3 frames in the buffer must be read for encoding. The DSP is running at 1.2 V, 720 MHz CPU, at 75 C. EMIF is running at 133 MHz, with a 32-bit bus.

- Voltage: 1.2 V
- Temp: 75 C
- CPU: 720 MHz, 69% utilization. We estimate CPU utilization based on the following factors:



- Video encode (very highly optimized DSP algorithm) 72% of CPU capability for 95% of the time.
- Background: 8% of CPU capability for 5% of the time
- EMIFA: 133 MHz, 20% utilization, 20% writes, 32 bits, 50% switching
 - Video in: Read 20 MB/s
 - External buffer: Write 20 MB/s, Read 60 MB/s
 - Output video: Write 1.1 MB/s
 - Total: 101.1 MB/s (500 MB/s max for 32-bit EMIF), 21.1 MB/s of which are writes
- AECLKOUT2: 133 MHz, 100% utilization
- All other modules use 0 MHz, 0% utilization

Entering these values into the spreadsheet gives us a maximum power consumption of about 964 mW core, 331 mW IO, for a total of 1.3 W

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated