

MPEG4 Simple Profile Encoder (v2.00) on DM6446

FEATURES

- eXpressDSP™ Digital Media (XDM 1.0 IVIDENC1) Interface compliant
- Validated on the DM6446 EVM
- MPEG4 simple profile levels 0, 1, 2, 3, 4A, and 5 compliant
- H.263 baseline profile levels 10, 20, 30, and 45 supported
- TI's proprietary rate control algorithms supported
- Generates bit streams compliant with the video buffering verifier as per MPEG4 standard
- Data Partitioning (DP) and Reversible Variable Length Code (RVLC) supported
- AC prediction supported
- Adaptive and mandatory intra refresh supported
- Image width and height which are non-multiple of 16 supported
- Unrestricted Motion Vectors (UMV) for both MPEG4 and H.263 supported
- Addition of video sequence end code in the bit stream supported
- TI's proprietary content adaptive motion estimation supported
- Resolutions up to PAL D1 (720 x 576)

supported

- Half Pel Interpolation (HPI) for motion estimation supported
- Setting of Quantization Parameter (QP) for I-frames and P-frames supported
- I-frame insertion and changing size of video packets at run time supported
- 422i or 420 input formats for the frames supported
- Motion vector access supported
- Provides high quality options using encoding preset
- Capture width supported
- Motion estimation is performed using the IMCOP hardware accelerator provided on the VICP

DESCRIPTION

MPEG4 is the ISO/IEC recommended standard for video compression. It is validated on the DM6446 EVM with Code Composer Studio version 3.2.37.12 and code generation tools version 6.0.8.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

eXpressDSP is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



Performance Summary

This section describes performance of the MPEG4 Simple Profile Encoder on DM6446 EVM.

Table 1. Configuration Table

CONFIGURATION	ID
MPEG4 simple profile levels 0, 1, 2, 3, 4A, and 5; H263 baseline profiles 10, 20, 30, and 45	MPEG4_ENC_001

Table 2. Cycles Information - Profiled on DM6446 EVM with Code Generation Tools Version 6.0.8

	PERFORMANCE STATISTICS (MEGA CYCLES PER SECOND) ⁽¹⁾						
CONFIGURATION ID	TEST DESCRIPTION	AVERAGE ⁽²⁾	PEAK ⁽³⁾				
	e-traffic.yuv, YUV420/PAL D1 @ 4 Mbps with 1MV, HPI on, UMV on	290.2	295.3				
	Fire_420.yuv, YUV420/NTSC D1 @ 2 Mbps with 1MV, HPI on, UMV on	292.6	297.5				
MPEG4_ENC_001 (IMX ME and PLR4 rate control)	Fire_422.yuv, YUV422/NTSC D1 @ 2 Mbps with 1MV, HPI on, UMV on	310.7	315.7				
	Fire_420.yuv, YUV420/NTSC D1 @ 4 Mbps with 1MV, HPI on, UMV on	294.9	301.4				
	Foreman.yuv, YUV420/VGA @ 4 Mbps with 1MV, HPI on, UMV on	260.3	265.9				
	Mobile.yuv, YUV420/CIF @ 512 Kbps with 1MV, HPI on, UMV on	92.1	93.3				
	Foreman.yuv, YUV420/QCIF @ 256 Kbps with 1MV, HPI on, UMV on	28.3	28.8				

(1) There could be a variation of approximately +/-5% in values.

(2) Based on average number of cycles per frame @ 30 frames per second (fps) except for PAL D1. For PAL D1, the frame rate is 25 fps. The intra frame period used is 1 second for all the sequences.

(3) Based on worst case cycles per frame @ 30 fps. For PAL D1, the frame rate is 25 fps.

Encoding Time for Individual Frames (Fire_422.yuv, YUV422/720x480 @ 2 mbps @ 30 fps with 1 MV, UMV, and High Quality Preset)



		MEMORY STATISTICS ⁽¹⁾							
CONFIGURATION ID			DATA MEMORY						
		PROGRAM		EXTERNAL				TOTAL	
		MEMORY	INTERNAL	PERSISTENT	SCRATC H	CONSTANTS	STACK		
	PAL-D1	163.4	57	1566.52	1563	19.81	8	3377.73	
	NTSC-D1	163.4	57	1349.6	1318	19.81	8	2915.81	
MPEG4_ENC_00	VGA	163.4	57	1024.3	1179	19.81	8	2451.21	
	CIF	163.4	57	483	431	19.81	8	1162.21	
	QCIF	163.4	57	189.5	141	19.81	8	578.71	

Table 3. Memory Statistics - Generated with Code Generation Tools Version 6.0.8

(1) All memory requirements are expressed in kilobytes (1K-byte = 1024 bytes) and there could be a variation of approximately 1-2% in values.

Table 4. Internal Data Memory Split-Up

CONFIGURATION ID	SHAR		
	CONSTANTS	SCRATCH	
MPEG4_ENC_001	0	57	0

(1) Internal memory refers to L1DRAM. All memory requirements are expressed in kilobytes and there could be a variation of approximately 1-2% in values.

(2) I/O buffers not included. Some of the instance memory buffers could be scratch.

Table 5. Co - Processor(s) Memory Statistics

CONFIGURATION ID	SEQ DATA MEMORY (1)	SEQ PROG MEMORY ⁽¹⁾	IMX WORKING MEM ⁽¹⁾	IMX IMG BUF ⁽¹⁾	IMX CMD MEM
MPEG4_ENC_001	1	3.4	32	8	1

(1) All memory requirements are expressed in kilobytes and all are scratch buffers.

Table 6. PSNR and Bit-Rate

TEST SEQUENCE				BIT	RATE/AVE	RAGE LUN	IA PSNR			
	BIT RATE RANGE		LOW RATE	E		MID RATE	E		HIGH RAT	E
		P ⁽¹⁾	FD ⁽²⁾	BD ⁽³⁾	P ⁽¹⁾	FD ⁽²⁾	BD ⁽³⁾	P ⁽¹⁾	FD ⁽²⁾	BD ⁽³⁾
Mobile CIF			384 kbps			768 kbps			1280 kbps	5
300 frames	Case 1 ⁽⁴⁾	23.35	0	0.83	25.83	0	0.66	28	0	0.66
	Case 2 ⁽⁵⁾	23.34	0	0.66	25.83	0	0.66	28	0	0.66
Tennis D1			2000 kbps			3000 kbps	5		4000 kbps	5
(704x480), 30 fps, 150 frames	Case 1 ⁽⁴⁾	30.84	0	0.66	32.28	0	0.69	33.33	0	0.95
	Case 2 ⁽⁵⁾	30.89	0	0.67	32.27	0	0.65	33.33	0	1.04

(1) PSNR in decibels. In case of frame drop, PSNR is measured by repeating previous frame.

(2) Number of frame drops

(3) Percentage deviation in bit-rate

(4) Rate control used is IVIDEO_LOW_DELAY, High Quality Preset, intra frame period = 1 second

(5) Rate control used is IVIDEO_STORAGE, High Quality Preset, intra frame period = 1 second

3



Table 7. Folk Companyion with Reference Encoder V

TEST	BIT RATE/AVERAGE LUMA PSNR						
SEQUENCE BIT RATE RANGE		LOW RATE	MID RATE	HIGH RATE			
		PD ⁽²⁾	PD ⁽²⁾	PD ⁽²⁾			
Mobile CIF		384 kbps	768 kbps	1280 kbps			
(352x288), 30 fps, 300 frames	Case 1 ⁽³⁾	0.05	0.10	0.03			
	Case 2 ⁽⁴⁾	0.06	0.10	0.03			
Tennis D1		2000 kbps	3000 kbps	4000 kbps			
(704x480), 30 fps_150 frames	Case 1 ⁽³⁾	0.22	0.31	0.46			
ips, 150 frames	Case 2 ⁽⁴⁾	0.17	0.32	0.46			

Reference encoder is xVID version 1.1.0 configured for single pass, quality level = 2, intra frame period = 1 second PSNR differences of TI encoder and xVID encoder in decibels (1)

(2) (3) (4)

Rate control used is IVIDEO_LOW_DELAY, High Quality Preset

Rate control used is IVIDEO_STORAGE, High Quality Preset

4



Notes

- Evaluation version performance may be off by up to 30 MHz
- I/O buffers:
 - Input buffer size = 810K-bytes (PAL D1 (720 x 576), one YUV422 interleaved frame)
 - Output buffer size = 256K-bytes (for encoding one PAL D1 (720 x 576) frame)
- Memory Configuration
 - L1P: 32K-bytes program cache
 - L1D : 64K-bytes data memory and 16K-bytes data cache
 - L2 : 64K-bytes cache
- The algorithm uses 6 QDMA channels and parameter space equal to 35 parameter entries. The algorithm uses DMAN3 interface for logical allocation of these channels
- The following QDMA properties are not programmed/configured inside the codec. They need to be programmed by application:
 - Mapping of QDMA channels to queues
 - Mapping of queues to transfer controllers
 - Queue priorities
- Total data memory for N non pre-emptive instances = Constants + Runtime Tables + Scratch + N * (Instance + I/O buffers + Stack)
- Total data memory for N pre-emptive instances = Constants + Runtime Tables + N * (Instance + I/O buffers + Stack + Scratch)

References

- ISO/IEC 14496-2:2004, Information technology -- Coding of audio-visual objects -- Part 2: Visual (Approved in 2004-05-24)
- H.263 ITU-T Standard Video Coding for low bit rate communication
- MPEG4 Simple Profile Encoder on DM6446 User's Guide (literature number SPRUEA2C)

Glossary

TERM	DESCRIPTION
Constants	Elements that go into .const memory section
Scratch	Memory space that can be reused across different instances of the algorithm
Shared	Sum of Constants and Scratch
Instance	Persistent-memory that contains persistent information - allocated for each instance of the algorithm

Acronyms

ACRONYMS	DESCRIPTION
CIF	Common Intermediate Format
EVM	Evaluation Module
HPI	Half Pel Interpolation
MV	Motion Vector
QP	Quantization Parameter
QCIF	Quarter Common lintermediate Format
QVGA	Quarter Video Graphics Array
SQCIF	Sub Quarter Common Intermediate Format
TM5	Test Model 5
TMN5	Test Model Near Term, version 5
UMV	Unrestricted Motion Vectors
VGA	Video Graphics Array
VM4	Verification Model 4
XDM	eXpressDSP Digital Media



Revision History

This data sheet revision history highlights the changes made to the SPRS316B codec specific data sheet to make it SPRS316C.

SECTION	ADDITIONS/MODIFICATIONS/DELETIONS
Global	Modified CCS version to 3.2.37.12
	Features:
Section 1	Removed XDAIS compliant
	Updated XDM version to XDM 1.0
	Cycles Information:
Table 2	Updated values for average and peak
	• Added foot note 'There could be a variation of approximately +/-5% in values'.
	Memory Statistics:
Table 3	Updated values for Program, Internal, External and Stack Memory
	Notes:
	 Added 'The algorithm uses 6 QDMA channels and parameter space equal to 35 parameter entries.'
	Added 'The algorithm uses DMAN3 interface for logical allocation of these channels'
SubSec1 2.2	 Added: The following QDMA properties are not programmed/configured inside the codec. They need to be programmed by application:
	 Mapping of QDMA channels to queues
	 Mapping of queues to transfer controllers
	 Queue priorities

6

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated