# Technical Article Benefits of Flip Chip on Leadframe Packaging for Motordrive Applications

TEXAS INSTRUMENTS

Nicholas Oborny

Semiconductor packaging techniques have evolved in order to adapt to the smaller chip sizes made possible by technological advances, as well as increased power dissipation and growing demands for power density. Flip chip on leadframe (FCOL) packaging technologies have become increasingly popular given their technical benefits and efficient use of printed circuit board (PCB) area. In this article, I'll give a short overview of FCOL for both small outline transistor (SOT)- and quad flat no-lead (QFN)-type packages, and the adoption of these packaging techniques for motor-drive applications.

### **Packaging Trends**

FCOL is not a specific type of package such as SOT or QFN; instead, it describes a method of die-to-package interconnection. Traditional methods connect (or bond) a physical wire from the silicon die to the package leadframe to create an electrical connection, as shown in Figure 1.



Figure 1. Traditional Wire-bond Interconnection

Although there have been numerous advancements in bonding techniques over the decades, FCOL is a fundamentally different method of die-to-package interconnection. Figure 2 shows the direct mounting of the inverted (or flipped) silicon die to the leadframe (hence the name "flip chip on lead"). The die-to-package connection is through a series of copper posts that attach directly to the top-side metal layer of the die.



Figure 2. FCOL Copper Post Interconnection

Eliminating the wire-bond interconnection achieves multiple benefits, including:

• Reduced interconnection inductance and resistance (important performance factors for switching or highpower signals) by reducing the overall interconnection length and impedance.

1



- Greater utilization of the package-to-die area (resulting in smaller package solutions) by removing the dieedge-to-package-edge clearances needed for the wire bonds.
- Improved input/output and interconnect density (because of the reduced clearances for copper posts compared to wire bonds).

#### Motor-drive Adoption

Improvements in the reliability, manufacturing costs and performance of FCOL packaging have enabled its adoption into increasingly diverse application spaces. In motor drives, FCOL packaging has proven useful in reducing package form factors, lowering costs and improving the thermal capability of both compact low-voltage drivers and larger high-power drivers with low drain-to-source on-resistance specifications.

In low-voltage drivers such as the DRV8210, DRV8212 and DRV8220, the SOT-563 package size (an FCOL SOT, shown in Figure 3) is smaller than any previous generation, without resorting to complex and expensive-to-assemble wafer chip-scale or ball-grid-array packages. Although SOT packages with wire bonds have been popular in motor-drive applications, the wire-bond clearances restrict the maximum allowable die sizes for these packages. Additionally, the lack of a thermal pad minimizes thermal performance. FCOL in SOT packaging removes any wire clearance restrictions and improves thermal performance vs. traditional wire-bond SOT packages.



Figure 3. FCOL SOT Package Cross-section Illustration on a PCB

In high-power integrated drivers such as the DRV8243-Q1, DRV8244-Q1 and DRV8245-Q1, TI's HotRod<sup>™</sup> QFN (FCOL QFN) packaging enables a smaller package footprint with respect to die size, resulting in some of the lowest on-resistance automotive drivers on the market (through removal of the wire-bond interconnects). In the past, high-power drivers required large packages in order to accommodate the increased die size from the large power metal-oxide semiconductor field-effect transistors, and the associated wire bonds required to transfer current from the silicon die to the package. HotRod QFN reduces the packaging size for these high-power drivers by more than half, while still maintaining the current capability necessary for automotive applications.

#### Conclusion

The demand for efficient packaging solutions in response to continued reductions in semiconductor technology has led to a wide array of novel packaging solutions. These package types enable smaller form factors, lower cost and higher performance to achieve engineering goals in industrial and automotive applications. Because there's so much more to say about FCOL packaging, I'll leave some additional resources below for further investigation.

#### Additional Resources

- Watch the video, "Package Optimization HotRod and Enhanced HotRod QFN."
- Check out these application reports:
  - "Understanding Flip Chip QFN (HotRod) and Standard QFN Performance Differences."
  - "Enhanced HotRod QFN Package: Achieving Low EMI Performance in Industry's Smallest 4-A Converter."
  - "Thermal Comparison of a DC-DC Converter in SOT23 and the New SOT563."
  - "Derating and Lifetime Calculations for Flip Chip On Lead Packages HotRod and FC-SOT."

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated