Technical Article DC/DC Converter Datasheets – System Efficiency Demystified

TEXAS INSTRUMENTS

Akshay Mehta

With the variety of regulators on the market, it can be difficult to choose a DC/DC regulator. Most automotive applications require high efficiency over the entire load range since they're running from the battery. But then again, many industrial applications require good efficiency at high loads and efficiency at light loads is not very important. Understanding the losses in a DC/DC regulator is therefore important. Reading the efficiency curves in DC/DC converter data sheets also generates a few questions, such as "Why is the efficiency at light loads low?" and "Why does the efficiency dip at heavy loads?" In this blog series, I will attempt to deconstruct system efficiency into different component losses using the SIMPLE SWITCHER® LM2673 3A step-down voltage regulator as an example.

Figure 1 shows the evaluation module (EVM) schematic.





Gate Charge and IC Losses

In a typical nonsynchronous buck regulator such as the LM2673, the power-dissipating components are the IC itself, the inductor and the catch diode. The root-mean-square (RMS) currents through the input and output capacitors and the parasitic equivalent series resistance (ESR) are very low; thus you can ignore the losses in those components.

Due to their construction, every MOSFET has some parasitic capacitance between its terminals. They are the gate-drain capacitance (C_{GD}), gate-to-source capacitance (C_{GS}) and drain capacitance (C_{DS}), as shown in Figure 1. The capacitance values differ based on MOSFET size, fabrication and other process parameters. Unlike in an ideal MOSFET – where there are zero transition times – the presence of these parasitic capacitances introduces finite switching times, as shown in Figure 2.

1







The finite switching times, as shown in Figure 3, are a result of the charging and discharging of the input capacitance (C_{ISS}). The input capacitance is basically the addition of C_{GS} and the Miller capacitance (C_{GD}). The gate charge (Q_G) is the addition of the gate-to-source charge (Q_{GS}) and the gate-drain charge (Q_{GD}). The gate charge of the MOSFET is the charge needed to completely turn the MOSFET on.



Figure 3. Gate Charge and Miller Plateau

The MOSFET drivers provide the current (I_{CC}) which you can estimate using Equation 1:

 $I_{CC} = Q_G * F_{SW}$

(1)

Where, F_{SW} is the switching frequency of the DC/DC regulator.

For a converter like the LM2673, which has an integrated high-side MOSFET, the data sheet doesn't list parameters like Q_G . Therefore, you'll need to estimate the I_{CC} in a different way: on the lab bench. With the device enabled and the load disconnected, measure the input current. Without a connected load, this input current measurement is essentially the I_{CC} current measurement. The current I_{CC} is also called the operating quiescent current. Please refer to the link in the 'Additional Resources' section to learn more.



For more accurate calculations, you can use TI's WEBENCH® Power Designer software. WEBENCH Power Designer has information on all internal MOSFET parameters and therefore can take those into consideration while calculating losses.

As you can see from Equation 1, the current is directly proportional to the switching frequency (F_{SW}). Since the MOSFET driver is providing this current, there are losses in the driver. The driver voltage (V_{CC}) is set by the internal low-dropout regulator (LDO). The losses in the driver are expressed as shown in Equation 2:

$$\mathsf{P}_{\mathsf{Driver}} = \mathsf{I}_{\mathsf{CC}} * \mathsf{V}_{\mathsf{CC}} \tag{2}$$

Since the LDO internal to the DC/DC regulator provides this current, there will be power dissipation in the LDO as well. This power dissipation is expressed as Equation 3:

$$\mathsf{P}_{\mathsf{LDO}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{CC}}) * \mathsf{I}_{\mathsf{CC}}$$

(3)

(4)

If you add up Equations Equation 2 and Equation 3, you'll get the total power dissipation of the LDO and the driver (Equation 4):

$$P_{driver_LDO} = V_{IN} * I_{CC}$$

Therefore, with higher input voltages, the loss increases. Also, the gate charge directly affects the switching losses. If the internal MOSFET has larger parasitic capacitances, then the resulting gate charge will be larger; the time spent in the switch transition will also be a bit longer. This will consequently increase the switching losses.

In the next installment of this series, I'll explain how the gate charge is related to the switching losses in the MOSFET, how the light load efficiency is dependent on these losses, and how the total losses affect the conduction losses and overall efficiency of a DC/DC regulator.

Additional Resources

- The current I_{CC} is also called the operating quiescent current. Read "DC/DC converter datasheets -Quiescent current" to learn more.
- Start a design now with WEBENCH Power Designer.
- Get more information on TI's extensive portfolio of SIMPLE SWITCHER DC/DC regulators.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated