**概要**

このデザインは、QVGA (Quarter Video Graphics Array) ディスプレイ・パネルと、リモート監視用の内蔵Webサーバーを持つ、ネットワーク・カメラを実装します。Webサーバー用のメモリ・フットプリントは250KBであり、TM4C129xマイクロコントローラ(MCU)で利用可能なメモリは十分にあるため、その他のカスタマイズも可能です。

**リソース**

<table>
<thead>
<tr>
<th>デザイン・フォルダ</th>
<th>プロダクト・フォルダ</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIDM-TM4C129CAMERA</td>
<td>SN74ALVC244</td>
</tr>
<tr>
<td>TM4C129XNCZAD</td>
<td>SN74LVC2G00</td>
</tr>
<tr>
<td>SN74LVC1G32</td>
<td>TPS61042</td>
</tr>
<tr>
<td>TPS62177</td>
<td>TPS2051B</td>
</tr>
<tr>
<td>LM4819</td>
<td>REF3230</td>
</tr>
<tr>
<td>TMP100</td>
<td>DK-TM4C129X</td>
</tr>
</tbody>
</table>

**特長**

- EPI (External Peripheral Interface)とDMA (Direct Memory Access)転送を使用してQVGAサイズの画像のキャプチャを行い、データ転送のCPUオーバーヘッドを低減
- 組み込みWebサーバーにより、画像キャプチャのリモート監視を行い、Webページを定期的に自動リロード
- カメラ・インターフェイスは最高で每秒30フレームをサポートし、LCDパネルに表示
- TivaWare™ソフトウェア・グラフィック・ライブラリを使用して、豊富なグラフィックを持つユーザーアンタフェイスと環境を実現

**アプリケーション**

- ホーム・セキュリティ・ソリューション
- ビデオ付きドアベル
- ネットワーク・カメラ
- ビルディング自動化および監視

Copyright © 2016, Texas Instruments Incorporated

JAJU260A—September 2016—Revised May 2017
1 System Description

The TM4C129x family of MCUs from Texas Instruments feature an integrated Ethernet PHY and MAC with cryptographic modules and a large number of serial and parallel interfaces for control and sensor data acquisition. Integrating a camera would require a dedicated camera interface or an external programmable logic like field programmable gate array (FPGA) and complex programmable logic device (CPLD) to interface a MCU to the camera. This design uses the EPI peripheral with a logic gate for protocol conversion without needing an external FPGA or CPLD. Using EPI with the logic gate significantly reduces the complexity of interfacing the camera to the TM4C129x device family while providing the advantage of integrated PHY that allows network connectivity for a host of video monitoring applications. The design files include schematics, bill of materials (BOM), layer plot, Altium files, Gerber files, and embedded firmware.

1.1 Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Image capture width</td>
<td>320 pixels</td>
</tr>
<tr>
<td>Image capture depth</td>
<td>240 pixels</td>
</tr>
<tr>
<td>Image capture format</td>
<td>16 BPP (RGB565 format)</td>
</tr>
<tr>
<td>Raw camera clock</td>
<td>20 MHz</td>
</tr>
<tr>
<td>Display panel width</td>
<td>320 pixels</td>
</tr>
<tr>
<td>Display panel depth</td>
<td>240 pixels</td>
</tr>
<tr>
<td>Image frame rate</td>
<td>30 frames per second</td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

2.2 Highlighted Products

2.2.1 TM4C129XNCZAD

TM4C129XNCZAD is a 120-MHz high-performance MCU with 1-MB on-chip flash, 256-KB on-chip SRAM integrated Ethernet MAC PHY for connected applications and cryptographic modules such as advanced encryption standard (AES), data encryption standard (DES) and secure hash algorithm (SHA) for encryption, decryption, data validation, and authentication. The device has high-bandwidth interfaces like a memory controller (EPI) and a high-speed USB 2.0 digital interface. With integration of a number of serial communication peripherals, a 12-bit analog-to-digital converter (ADC) capable of up to 4 MSPS and motion control peripherals. The device provides a unique solution for a variety of applications ranging from industrial communication equipment to smart energy and smart grid applications.
2.2.2 SN74ALVC244

The SN74ALVC244 is organized as two four-bit line drivers with separate output-enable (OEn) inputs. When OEn is low, the device passes data from the A inputs to the Y outputs. When OEn is high, the outputs are in the high-impedance state. This device provides extremely low-propagation delay of 2.8 ns (maximum) when operating at 3.3 V.

2.2.3 SN74LVCG200

The SN74LVCG200 is a dual two-input positive NAND gate designed for low-propagation delay over a wide supply range of 1.65 to 5 V.

3 System Design Theory

This section will elaborate how the TM4C129x MCU is interfaced to the external camera module using the EPI module.
3.1 Camera Module Interface

The camera module interface used for this reference design is the OV9655; however, other camera modules with similar data, configuration, and control interfaces may be used.

3.1.1 Camera Data Interface

The OV9655 has an eight-bit data interface, two additional control signals, and a pixel clock that are provided by the camera. The data and the control signals are timing referenced with respect to the pixel clock. The camera provides the following signals:

1. Pixel clock output
2. Vertical sync output to indicate end of the frame
3. Horizontal reference output to indicate valid data for pixels in a row
4. Eight-bit data output

The following images illustrate the data sent by the camera module for every line (see 图3) for a 16-BPP QVGA resolution image. The camera data and HREF signal are launched on the falling edge of the pixel clock. The data is valid on every rising edge for sampling by the MCU only when the HREF is logic high. Pixel position R4 and G2 correspond to MSB and pixel position G3 and B0 correspond to LSB.

图3. Line Information From Camera
图 4 shows the HREF and VSYNC for every frame for a 16-BPP QVGA resolution image. The HREF signal is toggled high at 240 times a frame. The time between two valid HREF is referred to as the horizontal blank period. The VSYNC is held high only after 240 lines of output from the camera module for a duration referred to as vertical blank period.

3.1.2 Camera Configuration Interface

The configuration interface on this camera module is called the serial camera control bus (SCCB). This interface has two signals. The SIO_C is a clock input signal, and the SIO_D is a bidirectional data signal. From a protocol perspective the SCCB is compatible with I²C. The configuration performed by the TM4C129x MCU is specific to the camera and the user must refer the manufacturer’s data sheet.

3.1.3 Control Interface

Along with the data and configuration interface, the camera module provides three control signals. The camera includes an active-low reset signal, an active-high power down signal, and a clock, which generates timing signals and for its internal use.

3.2 TM4C129x EPI Module

The TM4C129x EPI module provides a high-speed parallel interface for accessing memory devices (SDRAM, SRAM, flash) or programmable devices (FPGA, CPLD). The EPI has multiple modes of operations. To interface the camera module, the host bus 8-bit and 16-bit (HB8 and HB16) mode are used. One of the submodes of the HB8 and HB16 is the XFIFO, which is traditionally used for accessing external FIFO memory and has been leveraged in this reference design for camera access. An additional feature provided by the EPI module is the non-blocking read (NBR) operation which is capable of generating DMA requests through a FIFO. Both the XFIFO and NBRFIFO-DMA features are explained further in 3.2.1 and 3.2.2.

3.2.1 XFIFO Mode Description

The XFIFO mode uses 8- or 16-bits of data, removes address latch enable (ALE), addresses pins, and optionally adds external XFIFO, FFULL, and FEMPTY flag inputs. This submode provides the data side of the normal host-bus interface but is paced by the FIFO control signals. An important consideration is that the XFIFO, FFULL, and FEMPTY control signals may stall the interface and could have an impact on blocking read latency from the processor or µDMA.

For this design the read path for acquiring data from the camera is used, and the XFIFO and FEMPTY signals are used for indicating the EPI when valid data from the camera is available. As shown in 图 5, the read of the data is triggered only when the FEMPTY signal is asserted low. Once the EPI samples the FEMPTY low, a read can be initiated by the MCU (CPU or DMA) to read the data.
3.2.2 NBRFIFO-DMA Description

The EPI controller supports a special kind of read called a *non-blocking read*. While a normal read stalls the processor or µDMA until the data is returned, a non-blocking read is performed in the background.

A non-blocking read is configured by writing the start address into the EPIRADDR register, the size (data width) of transaction into EPIRSIZE register, and the count of operations into EPIRPSTD register. After each read is complete, the result is written into the NBRFIFO, and the EPIRADDR register is incremented by the size (one, two, or four). If the NBRFIFO is filled, the reads pause until space is made available. The NBRFIFO can be configured to interrupt the processor or trigger the DMA based on fullness using the EPIFIFOLVL register. By using the trigger and interrupt method, the DMA can keep space available in the NBRFIFO and allow the reads to continue unimpeded. Another benefit of the mechanism is the low latency of the DMA to transfer the data between the EPI and SRAM.

3.3 Logic Block Function

The external logic block is a glue logic that is used to ensure that the signals from the camera and EPI when the two are connected together do not result in bus contention. The logic block ensures that control signals from the camera interface can be converted to a format that the EPI can use. The logic block consists of a NAND gate for creating the FEMPTY signal and an octal driver for controlling the sampling of the data.

3.3.1 Generating the FEMPTY Signal

The XFIFO mode works by reading data only when the FEMPTY signal is de-asserted to indicate to the EPI that there is data available. To generate the FEMPTY signal, the HREF control signal and pixel clock from the camera are passed through a NAND. 表 2 shows the truth table for the logic and its interpretation by the EPI.

### 表 2. FEMPTY Signal Truth Table

<table>
<thead>
<tr>
<th>PCLK</th>
<th>HREF</th>
<th>FEMPTY</th>
<th>INTERPRETATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>Data cannot be sampled</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>Data cannot be sampled</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>Data cannot be sampled</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Data can be sampled</td>
</tr>
</tbody>
</table>

図 6. Logic Block Gate
Because the FEMPTY signal is synchronized by the EPI using its internal clock, the actual FEMPTY used by EPI shall always be a stable signal. Once sampled, FEMPTY can be used to trigger a read request by EPI using the combination of NBR_FIFO and DMA allowing a fast response from the MCU to read the data.
3.3.2 Data Capture by EPI

The pixel clock is generally a clock in the MHz range. Because there is no frame buffer or FIFO in the data path, every data byte must be sampled correctly. To be able to perform such a high speed capture, the TM4C129x MCU is configured for a system clock of 120 MHz and the EPI configured for a 60-MHz clock. To overcome the absence of a frame buffer, the clock for the camera module is generated by the TM4C129x MCU using the system control clock output. The use of system control clock output provides a synchronous reference (see 图 7) for the EPI to capture the data from the camera. The phase relation can be seen between the XCLK from TM4C129x to the camera and the PCLK from the camera to the TM4C129x.

![EPI Data Capture Timing Diagram](image)

图 7. EPI Data Capture Timing Diagram

The EPI is configured with a non-blocking read with a read count equivalent to the number of pixels that must be captured for every line based on the HB8 or HB16 mode. As seen in the waveform, the HREF and PCLK from the camera, when combined with the NAND gate, forms the FEMPTYn signal for EPI. When this FEMPTY is sampled by the EPI as low, the EPI controller initiates the access to the octal transceiver by asserting the EPICSn and EPIRDn low. The EPICSn allows the data bus from the camera to be read by the EPI data pins.
4 Getting Started Hardware and Software

4.1 Hardware

To create the solution, the DK-TM4C129x development board is used as the base board to which the camera board can be connected. The USB is used to provide both power and debug for the reference design. To interface the camera board to the DK-TM4C129x, the camera board is connected to the headers J27 and J28 as shown in 图 8.

To provide the clock to the camera module, remove the jumper J26 (PQ4) on DK-TM4C129x and connect a wire from the PQ4 marking on the DK-TM4C129x to the XCLK on the J3 header of the camera board. Ensure that the header J2 is connected between pin positions 1 and 2, and the J6 header is mounted on the camera board.

4.2 Software

The software for this reference design comes as an installer that the user must install on their PC. It normally takes about a minute for the installer to execute. The following tools are required for rebuilding the project firmware.

1. Download and install TivaWare 2.1.3.
2. Download and install Code Composer Studio™ (CCS) 6.1.1.00022 with ARM® compiler tool chain version 5.2.7.
3. Download and install LMFlashProgrammer build 1613.
4. Download and install TIDM-TM4C129CAMERA-Firmware.exe.

When the installer is executed with the default settings, the software will be installed under C:\Program Files (x86)\Texas Instruments\TM4C\TM4C129CAMERA-1.0. Three directories will be created by the installer in the above path.
4.2.1 Common Drivers for the Embedded Application

The folder `appdrivers` contains the driver files for the example applications.

4.2.2 Camera With LCD Project

The folder `dktm4c129_cameralfr` contains the CCS project for the camera image capture and displays it on the onboard LCD panel. The software block diagram for the example is shown in 图 9.

![Software Block Diagram for dktm4c129_cameralfr](image)

图 9. Software Block Diagram for dktm4c129_cameralfr

图 10 shows the data flow diagram for the project. The camera sends the data for every pixel in two bytes. The EPI is configured in HB16 mode, but because the data is received in the lower 8 bits, the EPI controller pads 0 in the upper byte of every 16-bit word. The padding of the upper eight bits has been done because the LCD panel on the DK-TM4C129x is configured to work in LIDD-8 mode. If the byte padding is not performed then the CPU must write the correct byte to the LCD controller, which would reduce CPU bandwidth for any other operation. By performing the automatic padding of data, the CPU can utilize the LCD controller's internal DMA to read the data and send it to the panel. The LCD DMA controller is configured to transfer the data in LIDD-16 mode, which causes the controller to discard the upper byte and only transmit the lower byte and, thus, retain the image information.
Since the pixel data captured per line is buffered by the LCD controller’s internal FIFO, the SRAM requirement is limited to only one line of data capture, that is, 320 pixels × (2 bytes of pixel information + 2 byte of padded data) or 1280 bytes.

4.2.3 Ethernet Web Server With Camera Project

The folder `enet_camera_server` contains the CCS project for the camera image capture and viewing it through a web browser. For this application the TM4C129x MCU hosts a web page, which can be opened in a web browser and auto-refreshes every three seconds. The software block diagram for the example is shown in 图11.
For this application the EPI is configured in HB8 mode. The camera sends the data for every pixel in two bytes. The EPI controller now concatenates the bytes in a 32-bit word. Because the web server reads the data as is before sending it to the browser, there is no requirement for the EPI to perform padding operation.

The TM4C129x device hosts the web page from the flash but the image is kept in SRAM. If the user wants to change the web page then there are some steps that must be followed. These steps are given in the ReadMe.txt of the example code.
5 Testing and Results

5.1 Test Setup

Now that the board has been setup for downloading the application firmware and the user has installed the application software, this section will elaborate on how to import, build, and run the application firmware for voice call.

5.1.1 Create a New Workspace in CCS™

Before building the examples the user must create a new workspace to ensure a clean build of the project.
1. Start CCS.
2. Click on File then navigate to Switch Workspace → Others in the drop down menu.
3. In the pop-up box, provide the name of the new workspace. The created example workspace is called workspace_TIDMTM4C129CAMERA (see 图 12). Click OK.

![Create a New Workspace](image-url)
5.1.2 Import and Build Projects in CCS™

To compile the example code, the opus audio codec library must first be built. The example code uses the precompiled output of the opus audio codec library during the linker phase.

1. In the workspace created (see 5.1.1), select File → Import. The import window will display.
2. Expand CCS for more options. Click CCS Projects. Click on Next (see 图 13).

![Import Selection View](image-url)
3. Click the **Browse** button in front of **Select search-directory** option and navigate to the directory where the project collateral has been installed (see 4.2). Select all the projects that are listed in the **Discovered projects: pane.** Make sure that the boxes in front of **Automatically import referenced projects found in the same search-directory** and **Copy projects into workspace** are checked (see 図 14). Now click on **Finish** button. The examples will import into CCS.

![Import CCS Eclipse Projects](image)
4. Before building the projects, make sure that the variable \texttt{ORIGINAL\_PROJECT\_ROOT} points to the correct directory where the TivaWare software has been installed and that \texttt{TID\_ROOT} points to the correct directory where the project collaterals have been installed. To view or change the variable, right-click on the project and click on \textit{Show Build Settings}. In the pop-up window, click on \textit{Build}. Click on the tab \textit{Variables} to view the value of \texttt{ORIGINAL\_PROJECT\_ROOT} or \texttt{TID\_ROOT}. If the path shown is different compared to the path on the machine where the opus source code has been extracted then select the variable and click on \textit{Edit} to change the path (see \textbf{図 15}).

\textbf{図 15. Update the Environment Variables}
5. Right-click the project in Project Explorer and click Build Project. If building the library for the first time, it may take a few minutes. After the compilation is successful, the CCS console must display the message in 图 16 and 图 17.
5.1.3 Test Rig

To display an image captured by the camera either on the LCD or hosted by the web server application, a test rig is set up with an EK-TM4C1294XL connected launchpad shown in 图18.
5.1.4 Executing Camera With LCD

Now that the CCS project dktm4c129_cameralfr is built, download the binary image using LMFlashProgrammer or use the debug button in CCS to download the image to the DK-TM4C129x. On running the application, the TM4C129x will start capturing data from the camera and display it on the LCD panel (see 图19).

![Board View on Executing dktm4c129_cameralfr](image-url)
5.1.5 Executing Camera With Web Server

Now that the CCS project `enet_camera_server` is built, download the binary image using LMFlashProgrammer or use the debug button in CCS to download the image to the DK-TM4C129x.

On running the application, the TM4C129x will first acquire the link and then an IP address (see 図 20).

![Board View When Acquiring IP Address](image-url)
Once the IP address is acquired, the application informs the user through the LCD panel that the camera is ready and displays the IP address and connection status of a web browser (see 図 21).

![Board View When Application is Ready](image-url)
The user can now open a web browser and type in the IP address. When entering in the IP address, the DK-TM4C129x will send the image captured by the camera to the web browser (see 図 22). At the same time, the status message on the LCD panel changes to indicate that a web browser is connected to the MCU hosting the camera service (see 図 23). If the web browser is closed, the status updates to indicate that the browser is no longer requesting camera data.

![Web server with Camera](image)

図 22. Web Browser View of Hosted Web Page
5.2 Test Data

Figure 24 shows the frame and line rate generated by the camera and its translation to EPI access. The measurements shown for XCLK and EPICLK must be ignored as a result of aliasing at a lower sampling rate to capture 33.33 ms signal with a limited logic analyzer buffer.
6 Design Files

6.1 Schematics
To download the schematics, see the design files at TIDM-TM4C129CAMERA.

6.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDM-TM4C129CAMERA.

6.3 PCB Layout Recommendations

6.3.1 Layout Prints
To download the layer plots, see the design files at TIDM-TM4C129CAMERA.

6.4 Altium Project
To download the Altium project files, see the design files at TIDM-TM4C129CAMERA.

6.5 Gerber Files
To download the Gerber files, see the design files at TIDM-TM4C129CAMERA.

6.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDM-TM4C129CAMERA.

7 Software Files
To download the software files, see the design files at TIDM-TM4C129CAMERA.

8 References
1. Wave Share, 0v9655 Camera Board.

8.1 商標
All trademarks are the property of their respective owners.

9 About the Author

AMIT ASHARA is an application engineer and Member Group Technical staff member at Texas Instruments. He works on developing applications for the TM4C12x family of high-performance MCUs. Amit brings extensive experience in high-speed digital and MCU system-level design expertise to this role. Amit earned his Bachelor of Engineering (BE) from the University of Pune in India.
リビジョンAの改訂履歴
資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<table>
<thead>
<tr>
<th>2016年9月発行のものから更新</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• location of 1 (previously Section 1.1). 変更</td>
<td>2</td>
</tr>
<tr>
<td>• location of 1.1 (previously Section 1.2). 変更</td>
<td>2</td>
</tr>
<tr>
<td>• 図2. 変更</td>
<td>4</td>
</tr>
</tbody>
</table>
Texas Instruments Incorporated（"TI"）の技術、アプリケーション、その他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーション開発者の役に立つことを目的として提供するものです。これにはパラレルデザインや、評価モジュールに関する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様（個人、または会社を代表している場合にはお客様の会社）は、これらのリソースをここに記載された目的のみ使用し、この注意事項の条項に従うことに合意したものとします。TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任がお客様にあり、お客様のアプリケーション（および、お客様のアプリケーションに使用されるすべてのTI製品）の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自らのアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 障害を引き起こす障害の可能性を減らし、適切な対策を行う目的での、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を使用するアプリケーション、およびアプリケーションに関連する資料をここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。お客様は、この注意事項の条件および条項に従わなかったために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品（http://www.ti.com/sc/docs/stdterms.htm）、評価モジュール、およびサンプル（http://www.ti.com/sc/docs/sampterms.htm）についてのTIの標準条項が含まれますが、これらに限られません。