

PMP11670 Test Results

1 General

1.1 Purpose

This test report is to provide the detailed data for evaluating and verifying the PMP11670 which employs one Buck Converter ---- LM73605 and two USB Charging Port Controllers ---- TPS2549-Q1.

1.2 Reference Documentation

Schematic: PMP11670_Sch.pdf

Gerber: PMP11670_GerberNCdrills.zip

Layer Plot: PMP11670_PCBlayers.pdf

Assembly Drawing: PMP11670_Assy.pdf

CAD File: PMP11670_CAD.zip

BOM: PMP11670_BOM.pdf

1.3 Test Equipment

Multi-meter (current): Fluke 287C

Multi-meter (voltage): Fluke 287C

DC Source: Chroma 62012P-600-8

E-Load: Chroma 63105A module


Oscilloscope: Tektronix DPO3054

Electrical Thermography: Fluke Ti9

2 Performance Data and Waveform

2.1 Efficiency

Vin (V)	Iin (A)	Vo1 (V)	Io1 (A)	Vo2 (V)	Io2 (A)	Efficiency
8.98	0.01	5.22	0.01	5.22	0.00	56.99%
8.97	0.34	5.13	0.50	5.17	0.00	84.70%
8.94	0.64	5.09	1.00	5.17	0.00	89.10%
8.91	0.94	5.05	1.50	5.17	0.00	90.06%
8.87	1.32	5.00	2.10	5.16	0.00	89.48%
8.84	1.65	5.00	2.10	5.13	0.50	89.74%
8.81	1.98	4.99	2.10	5.10	1.00	89.45%
8.78	2.25	4.96	2.40	5.08	1.10	88.54%
12.01	0.01	5.22	0.01	5.22	0.00	49.96%
12.00	0.27	5.13	0.50	5.16	0.00	80.06%
11.97	0.50	5.09	1.00	5.16	0.00	85.90%
11.94	0.72	5.05	1.50	5.16	0.00	87.75%
11.90	1.00	5.00	2.10	5.16	0.00	88.24%
11.89	1.24	5.00	2.10	5.12	0.50	88.58%
11.87	1.49	5.00	2.10	5.09	1.00	88.33%
11.85	1.69	4.97	2.40	5.08	1.10	87.46%
14.50	0.01	5.21	0.01	5.22	0.00	49.22%
14.49	0.22	5.13	0.50	5.16	0.00	80.46%
14.47	0.42	5.10	1.00	5.16	0.00	84.12%
14.45	0.61	5.06	1.50	5.16	0.00	85.83%
14.43	0.85	5.02	2.10	5.16	0.00	86.46%
14.40	1.04	5.02	2.10	5.12	0.50	87.49%
14.39	1.25	5.01	2.10	5.07	1.00	86.96%
14.37	1.40	4.96	2.40	5.07	1.10	86.89%




2.2 Standby Current


PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
I _{STD}	Standby current	Vin=9V, All ports unattached		346		uA
	Standby current	Vin=12V, All ports unattached		297		uA
	Standby current	Vin=14.5V, All ports unattached		258		uA

2.2 Start Up


Apply the input source to check system's the soft start.




Vin=9V and No Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div




Vin=9V and Full Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div




Vin=12V and No Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div



Vin=12V and Full Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div




Vin=14.5V and No Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div




Vin=14.5V and Full Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div

2.3 Shut Down


Remove the input source during normal operation.




Vin=9V and No Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div




Vin=9V and Full Load
CH1: VBUS_A 1V/Div
CH4: Io_A 0.5A/Div




Vin=12V and No Load
CH1: VBUS_A 1V/Div
CH4: io_A 0.5A/Div



Vin=12V and Full Load
CH1: VBUS_A 1V/Div
CH4: io_A 0.5A/Div




Vin=14.5V and No Load
CH1: VBUS_A 1V/Div
CH4: io_A 0.5A/Div




Vin=14.5V and Full Load
CH1: VBUS_A 1V/Div
CH4: io_A 0.5A/Div


2.4 Output Voltage Ripple




Vin=9V and No Load
CH1: VBUS_A (AC Coupled) 20mV/Div
CH2: VBUS_B (AC Coupled) 20mV/Div




Vin=9V and Full Load
CH1: VBUS_A (AC Coupled) 20mV/Div
CH2: VBUS_B (AC Coupled) 20mV/Div




Vin=12V and No Load
CH1: VBUS_A (AC Coupled) 20mV/Div
CH2: VBUS_B (AC Coupled) 20mV/Div



Vin=12V and Full Load
CH1: VBUS_A (AC Coupled) 20mV/Div
CH2: VBUS_B (AC Coupled) 20mV/Div




Vin=14.5V and No Load
CH1: VBUS_A (AC Coupled) 20mV/Div
CH2: VBUS_B (AC Coupled) 20mV/Div




Vin=14.5V and Full Load
CH1: VBUS_A (AC Coupled) 20mV/Div
CH2: VBUS_B (AC Coupled) 20mV/Div

2.5 Dynamic Performance


0A↔0.5A Load Step @100mA/µs



Vin=9V, io_B=0A and Load switching for io_A from 0A to 0.5A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: io_A 0.5A/Div




Vin=9V, io_B=0A and Load switching for io_A from 0.5A to 0A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 0A to 0.5A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 0.5A to 0A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=14.5V, Io_B=0A and Load switching for Io_A from 0A to 0.5A


CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=14.5V, Io_B=0A and Load switching for Io_A from 0.5A to 0A


CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div

0.08A↔1A Load Step @100mA/us




Vin=9V, Io_B=0A and Load switching for Io_A from 0.08A to 1A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=9V, Io_B=0A and Load switching for Io_A from 1A to 0.08A


CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 0.08A to 1A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=12V, Io_B=0A and Load switching for Io_A from 1A to 0.08A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=14.5V, Io_B=0A and Load switching for Io_A from 0.08A to 1A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=14.5V, Io_B=0A and Load switching for Io_A from 1A to 0.08A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div


1A↔1.5A Load Step @100mA/us



Vin=9V, Io_B=0A and Load switching for Io_A from 1A to 1.5A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=9V, Io_B=0A and Load switching for Io_A from 1.5A to 1A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 1A to 1.5A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 1.5A to 1A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=14.5V, Io_B=0A and Load switching for Io_A from 1A to 1.5A


CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=14.5V, Io_B=0A and Load switching for Io_A from 1.5A to 1A


CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div

1.5A↔2.1A Load Step @100mA/us




Vin=9V, Io_B=0A and Load switching for Io_A from 1.5A to 2.1A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=9V, Io_B=0A and Load switching for Io_A from 2.1A to 1.5A


CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 1.5A to 2.1A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=12V, Io_B=0A and Load switching for Io_A from 2.1A to 1.5A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=14.5V, Io_B=0A and Load switching for Io_A from 1.5A to 2.1A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=14.5V, Io_B=0A and Load switching for Io_A from 2.1A to 1.5A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div


2.1A↔2.4A Load Step @ 100mA/us



Vin=9V, Io_B=0A and Load switching for Io_A from 2.1A to 2.4A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=9V, Io_B=0A and Load switching for Io_A from 2.4A to 2.1A
CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 2.1A to 2.4A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=12V, Io_B=0A and Load switching for Io_A from 2.4A to 2.1A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div



Vin=14.5V, Io_B=0A and Load switching for Io_A from 2.1A to 2.4A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div




Vin=14.5V, Io_B=0A and Load switching for Io_A from 2.4A to 2.1A

CH1: VBUS_A (AC Coupled) 50mV/Div
CH4: Io_A 0.5A/Div

2.6 Thermal Performance

The board is applied a 12V DC voltage and 3.5A load current for both outputs. Run about 10min for warming up.



IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated