**TI Designs: TIDA-01247**

**Efficient, LDO-Less, Power Supply Network Reference Design for RF-Sampling ADC**

---

**Description**

The power supply network design demonstrates a simplified and efficient network to power an ADC32RFxx. All three power domains of the analog-to-digital converter (ADC) are supplied using a switching regulator to enable the use of a power supply network without a low-dropout linear regulator (LDO). This configuration improves the overall power efficiency and reduces the part count without any degradation to the ADC specifications.

**Features**

- Power Savings of Approximately 900-mW With Dual-Channel Operation
- Power Efficiency Increased by More Than 10%
- Linear Regulators Not Required to Supply Clean Power to ADC
- Maintains ADC Performance Metrics
- Smaller DC-DC Solution Size and Fewer Components Than LDO-Based Design
- Supports Single 5-V Input

**Applications**

- Multi-Band, Multi-Mode (2G/3G/4G) Cellular Traffic and Feedback Receivers
- Software-Defined Radios
- Phased-Array Radars
- Cable Infrastructure
- High-Speed Digitizers, Communication Test Equipment

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.
1 System Description

ADC32RF45 is a dual-channel, 14-bit, 3-GSPS analog-to-digital converter (ADC) that supports RF sampling with input frequencies up to 4 GHz. Designed for high signal-to-noise ratio (SNR), the ADC delivers a noise spectral density of –155 dBFs/Hz. With the option to bypass digital down-conversion (DDC) and decimation, the full Nyquist bandwidth is available for digital processing to provide a high-performance and high-bandwidth ADC for the system designer. The device comes with only three power domains which simplify its power supply network design. The three power domains are: AVDD1.9V and AVDD1.15V for analog and DVDD1.15V for digital.

The product evaluation module (EVM) has a default option to power the analog domains with a low-noise low-dropout linear regulator (LDO) to minimize any impairments from the supply network. The purpose of this function is to extract the maximum performance and showcase the true capability of the device. This method may be optimal for performance, but it certainly is not the most cost-effective and efficient solution. A solution with a single supply input (5 V, for example) requires a switching regulator to step down the 5-V input to an intermediate level to prevent the LDO from a thermal shutdown. The use of a switching regulator increases the overall part count in addition to lowering efficiency. The issue of part count increases in multiple-input, multiple-output (MIMO) applications where many such devices can run synchronously. In such cases, the number of active devices is often limited due to issues with thermal management.
2 System Overview

2.1 Block Diagram

This reference design presents a simplified power supply network for the ADC, where all three power domains are supplied from a DC-DC regulator (see Figure 1). This implementation improves the efficiency and reduces the part count in comparison to a solution using LDOs.

Figure 1. TIDA-01247 Block Diagram

2.2 Design Considerations

If implementation with DC-DC converters is desired, be sure to check for noise and spurious contents that results from high current in the switching elements and the magnetics involved. Use careful layout techniques to reduce ground loop and bounce. The switching frequency spur in this design is filtered out using a ferrite bead. The high currents running in a switching power supply produce strong magnetic fields that can couple into other magnetic components on the board power, like transformers at the ADC analog and clock inputs. The designer can mitigate this conflict with careful floor planning and layout techniques.

The EVM offers a variety of decoupling capacitors to reduce ripple and provide filtering. This design retains most of the decoupling capacitors and only removes the redundant ones.
2.3 Highlighted Products

2.3.1 ADC32RF45

The key device in this design is the ADC32RF45. The low noise floor and high bandwidth of the ADC enables it for use in a variety of diverse applications, including telecommunications and radar. The ADC32RF45 has a multi-band DDC block for each channel. This DDC block down-converts two separate frequency bands simultaneously for each channel or up to four bands for the entire device. The DDC block allows offloading of digital mixing and decimation from the field-programmable gate array (FPGA) in addition to reducing the total data throughput and power consumption of the interface. The flexibility to use a single down-converter per ADC channel allows the designer to switch the mixing frequency by switching between three independent, numerically-controlled oscillators (NCOs) per channel. Phase coherency is maintained by running the NCOs continuously, even when they have not been selected. The block diagram for the ADC32RF45 in Figure 2 shows the various DDCs as well as the DDC bypass, which can be used to enable the full data rate.

![Figure 2. ADC32RF45 Block Diagram](image)

2.3.2 TPS62085

The TPS62085 device is a high-frequency, synchronous step-down converter optimized for small solution size and high efficiency. The device offers an input voltage range of 2.5 V to 6.0 V, which supports common battery technologies. The device focuses on a high-efficiency step-down conversion over a wide output current range. At medium-to-heavy loads, the converter operates in pulse-width modulation (PWM) mode and automatically enters power save mode operation at a light load to maintain high efficiency over the entire load current range. The internal compensation circuit allows a large selection of external output capacitor values ranging from 10 µF to 150 µF. The devices are available in a 2-mm x 2-mm QFN package.
3 Getting Started Hardware

3.1 ADC32RF45 EVM

This design can be realized by using the ADC32RF45 EVM with some modifications. For more details, refer to the ADC32RF45 EVM tool folder: http://www.ti.com/tool/adc32rf45evm.

The modifications on the EVM to implement this design involve removing and modifying the values of a few components relevant to the AVDD1.9V and AVDD1.15V supply domains.

3.2 TSW14J56 EVM

4 Tests and Results

4.1 Test Methodology

Two power supply options are viable to assess the performance of the ADC in this design:

1. Option 1: The analog domains are powered by an LDO and the digital domains are powered with a switching regulator, as shown Figure 3 shows. This option is the default power supply network (PSN) in the EVM, which has been optimized for performance and is used as the benchmark.

2. Option 2 (TIDA-01247): All three power domains are supplied from switching regulators and form the basis of this reference design. Figure 4 and Figure 5, respectively, show the block diagram and modified network (on the ADC32RF45EVM) used to implement this option.

Performance of the ADC with these two options have been tested on the product EVM with minor modifications.

![Figure 3. PSN Option 1: Default PSN in EVM](image)

![Figure 4. PSN Option 2: Basis of TIDA-01247](image)
4.2 Test Conditions

The two PSN options are tested under the same conditions. The ADC is operated at the maximum-supported sampling clock frequency of 3 GHz, which is derived from an external signal generator. The device is configured to bypass the digital decimation and down-conversion with the SerDes running at 12 Gbps. A single-tone CW at frequencies in popular telecommunication bands is used as input to channel B. The input power is set such that the fundamental amplitude at the digital output is –2 dBFS. Both RF and clock inputs are band-pass filtered for improved performance. The device register settings are set per the ADC32RF45 data sheet. Figure 6 shows the test setup.
4.3 Test Results

Table 1 and Table 2 show the SNR and SFDR performance, respectively, for the two power supply network options at different frequencies.

**Table 1. SNR Performance Comparison (dBFs)**

<table>
<thead>
<tr>
<th>INPUT FREQUENCY</th>
<th>EVM DEFAULT (OPTION 1)</th>
<th>TIDA-01247 (OPTION #)</th>
</tr>
</thead>
<tbody>
<tr>
<td>940M</td>
<td>60.6</td>
<td>60.8</td>
</tr>
<tr>
<td>1850M</td>
<td>57.3</td>
<td>57.4</td>
</tr>
<tr>
<td>2100M</td>
<td>56.5</td>
<td>55.9</td>
</tr>
<tr>
<td>2600M</td>
<td>55.1</td>
<td>55.2</td>
</tr>
</tbody>
</table>

**Table 2. SFDR Performance Comparison (dBFs)**

<table>
<thead>
<tr>
<th>INPUT FREQUENCY</th>
<th>EVM DEFAULT (OPTION 1)</th>
<th>TIDA-01247 (OPTION 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>940M</td>
<td>60.9</td>
<td>59.9</td>
</tr>
<tr>
<td>1850M</td>
<td>64.5</td>
<td>65.7</td>
</tr>
<tr>
<td>2100M</td>
<td>62.4</td>
<td>62.2</td>
</tr>
<tr>
<td>2600M</td>
<td>56.3</td>
<td>56.6</td>
</tr>
</tbody>
</table>

Figure 7 and Figure 8 show the fast-Fourier transform (FFT) plots for option 1 and option 2, respectively, at an input frequency of 1850 MHz. In this case, the fundamental in the second Nyquist is folded back and appears at 1150 MHz at the digital output. No significant difference in SNR is observable. Option 2 shows noticeable improvement in HD2 and HD3.

![Figure 7. Single-Tone FFT at 1850-MHz Input With Option 1 (EVM Default)](image-url)
Table 3 compares the current and power consumption for the two PSN options.

Table 3. Comparison of Current and Power Consumption

<table>
<thead>
<tr>
<th>CONDITION</th>
<th>CURRENT</th>
<th>POWER</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVM default (option 1)</td>
<td>1.7 A</td>
<td>8.5 W</td>
</tr>
<tr>
<td>TIDA-01247 (option 2)</td>
<td>1.52 A</td>
<td>7.6 W</td>
</tr>
<tr>
<td>Savings</td>
<td>180 mA</td>
<td>900 mW</td>
</tr>
</tbody>
</table>
5 Design Files

5.1 Schematics
To download the ADC32RF45 EVM schematics, see the design files at TIDA-01247. This design is based on the ADC32RF45 EVM with minor modifications as described in the preceding Figure 5.

5.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01247. The BOM includes the modifications required on the ADC32RF45EVM.

5.3 PCB Layout Recommendations

5.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01247.

5.4 Design Project
To download the Design project files, see the design files at TIDA-01247.

5.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01247.

5.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01247.

6 Software Files
To download the software files, see the design files at TIDA-01247.

7 Related Documentation
1. Texas Instruments, ADC32RF45 Dual-Channel, 14-Bit, 3.0-GSPS, Analog-to-Digital Converter, ADC32RF45 Data Sheet (SBAS747)
3. Texas Instruments, TPS6208x 3-A Step-Down Converter With Hiccup Short-Circuit Protection In 2 × 2 QFN Package, TPS62085x Data Sheet (SLVSB70)

7.1 Trademarks
All trademarks are the property of their respective owners.

8 About the Author
SATISH UPPATHIL is an applications engineer with the High Speed Products group. He received his bachelor’s of technology in computer science from the University of Kerala-India and MSEE from the North Carolina State University in 2002 and has been working in the telecommunications and semiconductor industry since.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated