


NOTES, UNLESS OTHERWISE SPECIFIED:

1. The netname "DMD_P3P3V" represents connection to the +3.3V digital power plane.
2. The symbol $\not\equiv$ represents connection to the digital ground plane.
3. A "Z" suffix on a signal name indicates an active low signal.
4. All components with designators "U", "D", "Y" and "Q" are electrostatic discharge sensitive.
5. All resistor values are in ohms, 1/16W and 5% unless otherwise specified.

HIGHEST REFERENCE DESIGNATORS USED						
C90	D5	J3	L5	R33	TP43	U2
Q9						



TEXAS INSTRUMENTS

BEFORE USING TECHNICAL INFORMATION, THE USER SHOULD CAREFULLY READ THE FOLLOWING TERMS.

The term "Technical Information" includes reference designs, drawings, specifications, and other information relating to TI digital imaging products or applications, contained herein or provided separately in any format or via any medium.



TI is providing Technical Information for the convenience of purchasers of digital imaging products ("Users"), and will not accept any responsibility or liability arising from providing the Technical Information or its use. Any use or reliance on Technical Information is strictly the responsibility of the User.


1. **No Warranty.** **THE TECHNICAL INFORMATION IS PROVIDED "AS IS".** TI MAKES NO WARRANTIES OR REPRESENTATIONS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING LACK OF VIRUSES, ACCURACY, OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO THE TECHNICAL INFORMATION OR THE USE OF THOSE MATERIALS.
2. **Warranty for Products Not Affected.** The foregoing exclusion and disclaimer of warranty does not affect or diminish any warranty rights with regard to digital imaging products. Such rights are governed exclusively by the terms of a written and signed purchase agreement with TI.
3. **Limitations and Exclusion of Damages.** IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF THE TECHNICAL INFORMATION OR THE USE OF THE TECHNICAL INFORMATION.
4. **No Engineering Services.** User is fully responsible for all design decisions and engineering with regard to its products, including decisions relating to application of digital imaging products. By providing Technical Information TI does not intend to offer or provide engineering services or advice concerning User's design. If User desires engineering services, then User should rely on its retained employees and consultants and/or procure engineering services from a licensed professional engineer ("LPE").
5. **Compliance with Export Control Laws.** Unless prior authorization is obtained from the U.S. Department of Commerce, User may not export, re-export, or release, directly or indirectly, any Technical Information, or export, directly or indirectly, any direct product of such Technical Information to any destination or country to which the export, re-export or release of the Technical Information or direct product is prohibited by the Export Administration Regulations of the U.S. Department of Commerce ("EAR").

TI Information - Selective Disclosure


COMPUTER GENERATED DRAWING. DO NOT REVISE MANUALLY			
REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	ECO 2120805: Initial Release	01/04/2013	DH

		DWN A. Ng	DATE 01/02/2013	TEXAS INSTRUMENTS (C) COPYRIGHT 2012 TEXAS INSTRUMENTS ALL RIGHTS RESERVED
		ENGF A. Ng	01/02/2013	
		APVD Nathan Buettrner	01/02/2013	
		MFG		
2512147	0314SS	QA Richard Gall	01/03/2013	
NEXT ASSY	USED ON			TITLE ESD .9 WQXGA Type A DMD Board
		APPLICATION	SW Cadence CIS 16.3	D DRAWING NO 2512146 REV A
				SCALE SHEET 1 of 6





NOTE: The C-Bus has been bit-order swapped (15:0 → 0:15) from the standard connector pin-out configuration for routing purposes.



Note: Do not install R3 if there is a pull-up on the SCP_DMD_CSZ signal on the Main board.

12V is not used on pins 10D, 10E, 11B

R3 → DNI
DD_DN[15:0] → P5
DCLK_DP → DCLK_DP P5
DCLK_DN → DCLK_DN P5
SCTRL_DP → SCTRL_DP P5
SCTRL_DN → SCTRL_DN P5

DD_C0 → DD_AP[15:0] P5
DD_AP0 → DD_AP0 P5
DD_AP1 → DD_AP1 P5
DD_AP2 → DD_AP2 P5
DD_AP3 → DD_AP3 P5
DD_AP4 → DD_AP4 P5
DD_AP5 → DD_AP5 P5
DD_AP6 → DD_AP6 P5
DD_AP7 → DD_AP7 P5
DD_AP8 → DD_AP8 P5
DD_AP9 → DD_AP9 P5
DD_AP10 → DD_AP10 P5
DD_AP11 → DD_AP11 P5
DD_AP12 → DD_AP12 P5
DD_AP13 → DD_AP13 P5
DD_AP14 → DD_AP14 P5
DD_AP15 → DD_AP15 P5

DD_CN0 → DD_AN[15:0] P5
DD_AN1 → DD_AN1 P5
DD_AN2 → DD_AN2 P5
DD_AN3 → DD_AN3 P5
DD_AN4 → DD_AN4 P5
DD_AN5 → DD_AN5 P5
DD_AN6 → DD_AN6 P5
DD_AN7 → DD_AN7 P5
DD_AN8 → DD_AN8 P5
DD_AN9 → DD_AN9 P5
DD_AN10 → DD_AN10 P5
DD_AN11 → DD_AN11 P5
DD_AN12 → DD_AN12 P5
DD_AN13 → DD_AN13 P5
DD_AN14 → DD_AN14 P5
DD_AN15 → DD_AN15 P5

DD_CN[15:0] → P5
DCLK_CP → DCLK_CP P5
DCLK_CN → DCLK_CN P5
SCTRL_CP → SCTRL_CP P5
SCTRL_CN → SCTRL_CN P5

DD_CN1 → TP1
DD_CN2 → TP2

DD_DP0 → DD_AP[15:0] P5
DD_DP1 → DD_AP1 P5
DD_DP2 → DD_AP2 P5
DD_DP3 → DD_AP3 P5
DD_DP4 → DD_AP4 P5
DD_DP5 → DD_AP5 P5
DD_DP6 → DD_AP6 P5
DD_DP7 → DD_AP7 P5
DD_DP8 → DD_AP8 P5
DD_DP9 → DD_AP9 P5
DD_DP10 → DD_AP10 P5
DD_DP11 → DD_AP11 P5
DD_DP12 → DD_AP12 P5
DD_DP13 → DD_AP13 P5
DD_DP14 → DD_AP14 P5
DD_DP15 → DD_AP15 P5

DD_DN0 → DD_BN[15:0] P5
DD_BN1 → DD_BN1 P5
DD_BN2 → DD_BN2 P5
DD_BN3 → DD_BN3 P5
DD_BN4 → DD_BN4 P5
DD_BN5 → DD_BN5 P5
DD_BN6 → DD_BN6 P5
DD_BN7 → DD_BN7 P5
DD_BN8 → DD_BN8 P5
DD_BN9 → DD_BN9 P5
DD_BN10 → DD_BN10 P5
DD_BN11 → DD_BN11 P5
DD_BN12 → DD_BN12 P5
DD_BN13 → DD_BN13 P5
DD_BN14 → DD_BN14 P5
DD_BN15 → DD_BN15 P5

DD_BN[15:0] → P5
DCLK_BP → DCLK_BP P5
SCTRL_BP → SCTRL_BP P5

Pin 14B "SINGLE ASIC_EN" is not needed. WQXGA allows only dual ASIC

DD_AP0 → DD_AN[15:0] P5
DD_AN1 → DD_AN1 P5
DD_AN2 → DD_AN2 P5
DD_AN3 → DD_AN3 P5
DD_AN4 → DD_AN4 P5
DD_AN5 → DD_AN5 P5
DD_AN6 → DD_AN6 P5
DD_AN7 → DD_AN7 P5
DD_AN8 → DD_AN8 P5
DD_AN9 → DD_AN9 P5
DD_AN10 → DD_AN10 P5
DD_AN11 → DD_AN11 P5
DD_AN12 → DD_AN12 P5
DD_AN13 → DD_AN13 P5
DD_AN14 → DD_AN14 P5
DD_AN15 → DD_AN15 P5

DCLK_AP → DCLK_AP P5
SCTRL_AP → SCTRL_AP P5

DD_AN[15:0] → P5
DCLK_AN → DCLK_AN P5
SCTRL_AN → SCTRL_AN P5

DD_AN1 → TP1
DD_AN2 → TP2

Slave LVDS

J2

1A, 1B, 1C, 1D, DD BN15, DD BN14, DD BN13, DD BN12, DD BN11, DD BN10, DD BN9, DD BN8, DD BN7, DD BN6, DD BN5, DD BN4, DD BN3, DD BN2, DD BN1, DD BN0, DD BN1, DD BN2, DD BN3, DD BN4, DD BN5, DD BN6, DD BN7, DD BN8, DD BN9, DD BN10, DD BN11, DD BN12, DD BN13, DD BN14, DD BN15

DD_BN[15:0] → P5
DCLK_BP → DCLK_BP P5
SCTRL_BP → SCTRL_BP P5

DD_AP0 → DD_AN[15:0] P5
DD_AN1 → DD_AN1 P5
DD_AN2 → DD_AN2 P5
DD_AN3 → DD_AN3 P5
DD_AN4 → DD_AN4 P5
DD_AN5 → DD_AN5 P5
DD_AN6 → DD_AN6 P5
DD_AN7 → DD_AN7 P5
DD_AN8 → DD_AN8 P5
DD_AN9 → DD_AN9 P5
DD_AN10 → DD_AN10 P5
DD_AN11 → DD_AN11 P5
DD_AN12 → DD_AN12 P5
DD_AN13 → DD_AN13 P5
DD_AN14 → DD_AN14 P5
DD_AN15 → DD_AN15 P5

DCLK_AP → DCLK_AP P5
SCTRL_AP → SCTRL_AP P5

DD_AN[15:0] → P5
DCLK_AN → DCLK_AN P5
SCTRL_AN → SCTRL_AN P5

DD_AN1 → TP1
DD_AN2 → TP2

DD_AN1 → TP1
DD_AN2 → TP2

DD_BP0 → DD_AP[15:0] P5
DD_BP1 → DD_AP1 P5
DD_BP2 → DD_AP2 P5
DD_BP3 → DD_AP3 P5
DD_BP4 → DD_AP4 P5
DD_BP5 → DD_AP5 P5
DD_BP6 → DD_AP6 P5
DD_BP7 → DD_AP7 P5
DD_BP8 → DD_AP8 P5
DD_BP9 → DD_AP9 P5
DD_BP10 → DD_AP10 P5
DD_BP11 → DD_AP11 P5
DD_BP12 → DD_AP12 P5
DD_BP13 → DD_AP13 P5
DD_BP14 → DD_AP14 P5
DD_BP15 → DD_AP15 P5

DD_AP[15:0] → P5

DD_AP[15:0] → P5
DCLK_BP → DCLK_BP P5
SCTRL_BP → SCTRL_BP P5

DD_AP0 → DD_AN[15:0] P5
DD_AN1 → DD_AN1 P5
DD_AN2 → DD_AN2 P5
DD_AN3 → DD_AN3 P5
DD_AN4 → DD_AN4 P5
DD_AN5 → DD_AN5 P5
DD_AN6 → DD_AN6 P5
DD_AN7 → DD_AN7 P5
DD_AN8 → DD_AN8 P5
DD_AN9 → DD_AN9 P5
DD_AN10 → DD_AN10 P5
DD_AN11 → DD_AN11 P5
DD_AN12 → DD_AN12 P5
DD_AN13 → DD_AN13 P5
DD_AN14 → DD_AN14 P5
DD_AN15 → DD_AN15 P5

DCLK_AP → DCLK_AP P5
SCTRL_AP → SCTRL_AP P5

DD_AN[15:0] → P5
DCLK_AN → DCLK_AN P5
SCTRL_AN → SCTRL_AN P5

DD_AN1 → TP1
DD_AN2 → TP2

DD_AN1 → TP1
DD_AN2 → TP2

DD_AN1 → TP1
DD_AN2 → TP2

INPUT CONNECTOR





TI Information - Selective Disclosure

TEXAS INSTRUMENTS


DWNR: A. NG DATE: 1/15/2012 D DRAWING NO: 2512146 REV: A

ISSUE DATE: SCALE: 1 SHEET 3 OF 6

Power Down Circuitry




DMD Power Supplies



DMD Data/Control

TI Information - Selective Disclosure

TEXAS INSTRUMENTS	DWN A.. NG	DATE 1/15/2012	D	DRAWING NO 2512146	REV A
	ISSUE DATE			SCALE	SHEET 5 OF 6



DMD Power/Gnd

TI Information - Selective Disclosure

TEXAS INSTRUMENTS	DWN A.. NG	DATE 1/15/2012	D DRAWING NO 2512146	REV A
	ISSUE DATE		SCALE	SHEET 6 OF 6