ADC1xDxxxx(RF)RB Reference Board

REFERENCE DESIGN

Board ID:	SV600863
EVM Assembly	Variant
ADC10D1500RB	-001
ADC12D1600RB	-002
ADC12D1600RFRB	-003
ADC12D1800RB	-004
ADC12D1800RFRB	-005
ADC12D2000RFRB	-006
ADC12D800RFRB	-007

SPECIAL NOTES

These schematics reflect the current state of product development. This design had NOT yet been fully tested at the time these schematics were generated.

Since this product is in development, the user of this document is strongly advised to check for the latest revision.

Texas Instruments reserves the right to make changes to this product.

ALL parts labeled "NA" are NOT ASSEMBLED.

Print Instructions:
- To create a readable printout, we recommend to use A3 or 11x17" paper size.
- When printing from this PDF file, make sure to check the "Shrink to fit" box.

PRELIMINARY

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB	PAGE TITLE: Title Page
DESIGNED: DATE:	
DRAWN: DATE:	
CHECKED: DATE: August 17, 2012	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.	SCHEMATIC REV: 1.0
LAST MODIFIED: Wednesday, January 30, 2013 DOC # : SV600863	Sheet 1 OF 12


B1
B7
B5
ADC1xDXXXRF
Virtex-4
Expansion
Expansion
B6
FRONT END
Front End
ADC1xDxxxxRF
B3
PLL
PLL
Virtex-4
B2
Cypress uC
Cypress uC
B4
Power
Power
EXT_CLK_SELECT removed from the schematic
TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com
PROJECT NAME: ADC1xDxxxx(RF)RB
PAGE TITLE
Top Block
DESIGNED: DATE: <DATE DESIGNED:>
DRAWN: DATE: <DATE DRAWN>
CHECKED: <CHECKED:> DATE: August 17, 2012
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.
SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013
DOC # : SEE PAGE 1
Sheet 2 OF 12


J4A
1V8IO
HEADER 10x3
J4B
HEADER 10x3
J4C
HEADER 10x3
J4_2_3
J4_5_6
J4_8_9
J4_20_21
J4_29_30
PDI
PDQ
ECE
DES
FSR
DDRPHASE
CALDLY
TPM
NDM
CALRUN
CAL
U1A
ADC1xDxxxxRFIUT/NOPB
TP1
TP_VBG
J44
CONN 10 PIN
1V9ANA
C323
NA
SDO
SDI
SCLK
SCS
DCLK_RST+
DCLK_RST-
ADC_TDIODE+
ADC_TDIODE-
J5
HEADER 2
RCOUT2+
RCOUT2-
RCOUT1+
RCOUT1-
RCLK+
RCLK-
RCLK- IN
RCLK+ IN
R147
R145
NA
R159
R160
RCOUT1+ OUT
RCOUT1- OUT
U1C
ADC1xDxxxxRFIUT/NOPB
V_ADC
R204 See Chart
R203 See Chart
R205 See Chart
R207 See Chart
R206 See Chart
R208 See Chart
U1B
DID+[11..0]
DID-[11..0]
DQD+[11..0]
DQD-[11..0]
R222 See Chart
R221 See Chart
R223 See Chart
R225 See Chart
R224 See Chart
R226 See Chart
ORI+
ORI-
ORQ+
ORQ-
DCLKI+
DCLKI-
DCLKQ_P
DCLKQ_N
R161 0
R162 0
R210 See Chart
R209 See Chart
R211 See Chart
R213 See Chart
R212 See Chart
R214 See Chart
DI+[11..0]
DI-[11..0]
DQ+[11..0]
DQ-[11..0]
R216 See Chart
R215 See Chart
R217 See Chart
R219 See Chart
R218 See Chart
R220 See Chart
DCLKQ+_OUT
DCLKQ-_OUT
DCLKQ+
DCLKQ-
Power Supply Jumper
J23
JUMPER5
J34
J35
J36
J37
J38
J39
J40
J41
J42
J43
J23_1_2
J23_3_4
J23_5_6
J23_7_8
J23_9_10
1V9AC
1V9ENC
1V9DR
1V9AT
1V9ANA
1V9AC
1V9ENC
1V9DR
1V9AT
C1 100n
C2 100n
C3 100n
C4 100n
C5 100n
C6 100n
C7 100n
C18 100n
C19 100n
C20 100n
C21 100n
C22 100n
C23 100n
C24 100n
C25 100n
C26 100n
C27 100n
C28 100n
C29 100n
C30 100n
C34 100n
C35 100n
C36 100n
C37 100n
C38 100n
C39 100n
C40 100n
C41 100n
C46 100n
C47 100n
C48 100n
C49 100n
C52 100n
C79 100n
C73 100n
C268 100n
C72 100n
R3
R4
VA-C1
VA-C2
VA-T1
VA-T2
VA-T3
VA-T4
VA-T5
VA-T6
VA-T7
VA-T8
VA-T9
VA-T10
VA-T11
VA-T12
VA-T13
VBIASI1
VBIASI2
VBIASQ1
VBIASQ2
VDR1
VDR2
VDR3
VDR4
VDR5
VDR6
VDR7
VDR8
VDR9
VDR10
VDR11
VDR12
VDR13
VDR14
VDR15
VDR16
VA1
VA2
VA3
VA4
VA5
VA6
VA7
VA8
VA9
VA10
VA11
VA12
VA13
VA14
VA15
VA16
DNC4
DNC5
DNC6
Product
R204, R205, R207, R208, R210, R211, R213, R214, R216, R217, R219, R220, R222, R223, R225, R226
R203, R206, R209, R212, R215, R218, R221, R224
ADC10D1x00RB
1k ohm
100 ohm
ADC12Dxxxx(RF)RB
NA
NA
DCLK_RST SINGLE ENDED INPUT
J19
sma-3
U24
MC100EP16
3V3USI1
C245 10n
TP_DCLK_RST_N
TP_DCLK_RST_P
TP3
TP4
DCLK_RST-
DCLK_RST+
R129 33
R131 33
R133 NA
R130 95.3
R132 95.3
Do not populate R133.
Pads must be placed near ADC.
TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com
PROJECT NAME: ADC1xDxxxx(RF)RB
PAGE TITLE
ADC12D800
DESIGNED:
DATE: <DATE DESIGNED:>
DRAWN:
DATE: <DATE DRAWN>
CHECKED: <CHECKED:>
DATE: August 17, 2012
SCHEMATIC REV: 1.0
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.
LAST MODIFIED: Friday, January 25, 2013
DOC # : SEE PAGE 1
Sheet 3 OF 12



TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB	PAGE TITLE: Cypress uC
DESIGNED: DATE: <DATE DESIGNED:>	
DRAWN: DATE: <DATE DRAWN>	
CHECKED: <CHECKED:> DATE: August 17, 2012	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.	SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013 DOC # : SEE PAGE 1	Sheet 4 OF 12

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: **ADC1xDxxxx(RF)RB**	PAGE TITLE: Expansion Ports
DESIGNED: DATE: <DATE DESIGNED:>	
DRAWN: DATE: <DATE DRAWN>	
CHECKED: <CHECKED:> DATE: August 17, 2012	SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013 DOC # : SEE PAGE 1	Sheet 5 OF 12

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.



BANK 9 - 2.5 V I/O (LVDS)

U5J
XC4VLX25-11FFG668

DI+[11..0]
DI-[11..0]
DID+[11..0]
DID-[11..0]

ORI+
ORI-

FMC_RCOUT1+
FMC_RCOUT1-
FMC_RCOUT2+
FMC_RCOUT2-

BANK 5 - 2.5 V I/O (LVDS)

U5F
XC4VLX25-11FFG668

PLL_CE
PLL_LE

EXT_TRIG+
EXT_TRIG-

ORQ+
ORQ-
DQ+[11..0]
DQ-[11..0]
DQD+[11..0]
DQD-[11..0]

BANK 7 - 1.8 V I/O

U5H
XC4VLX25-11FFG668

PDI
PDQ
ECE
DES
FSR
DDRPHSE
CALDLY
TPM

SDI_ADC
SDO_ADC
NDM
SDI_ADC
SDO_ADC

CALRUN

SCS_ADC
SCLK_ADC

CAL

V_ADC
ADC_PWR

R58 1k
R59 10k

U5D
XC4VLX25-11FFG668

DCLKI+
DCLKI-
DCLKO+
DCLKO-
RCOUT1+
RCOUT1-
RCOUT2+
RCOUT2-

BANK 3 - 2.5V LVDS (GCLK)

U5I
XC4VLX25-11FFG668

FPGA_RESET
CS_N
WE_N
RD_N
FLAGA
FLAGB
FLAGC
CY_REQ
CY_VALID
SLCS_N
SLRD
SLWR
SLOE
PKTEND

7 LED_ECM_ENA
7 LED_RCOUT_ENA

CY_DATA[7..0]
CY_ID[3..0]
LOAD_STATE
FIFOADR[1..0]
CY_ADDR[15..0]
CY_FD[15..0]

BANK 8 - 3.3 V I/O

FMC_DQD+[11..0]
FMC_DQD-[11..0]
FMC_ORQ+
FMC_ORQ-
PLL_SDATA
PLL_SCLK
FMC_DCLK_DQD+
FMC_DCLK_DQD-
FMC_CALRUN
PLL_LO
FMC_DCLK_DQ+
FMC_DCLK_DQ-
FMC_DQ+[11..0]
FMC_DQ-[11..0]

U5G
XC4VLX25-11FFG668

BANK 6 - 2.5V I/O

J26
sma-3

U25
MC100EP16
3V3USI1
C246 10n
R134 33
R136 33
R135 95.3
R137 95.3

EXT_TRIG-
EXT_TRIG+

TEXAS INSTRUMENTS

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB		PAGE TITLE: FPGA1
DESIGNED:	DATE: <DATE DESIGNED:>	
DRAWN:	DATE: <DATE DRAWN>	
CHECKED: <CHECKED:>	DATE: August 17, 2012	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.		SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013	DOC # : SEE PAGE 1	Sheet 6 OF 12


U5K
XC4VLX25-11FFG668
BANK 10 - 2.5V I/O
FMC_DI+0
FMC_DI-0
FMC_DID+10
FMC_DID-10
FMC_DCLK_DID+
FMC_DCLK_DID-
FMC_DID+8
FMC_DID-8
FMC_DID+7
FMC_DID-7
FMC_DID+9
FMC_DID-9
FMC_PG_M2C
FMC_PG_C2M
FMC_ORI+
FMC_ORI-
FMC_DCLK_DI+
FMC_DCLK_DI-
FMC_DI+10
FMC_DI-10
FMC_DI+5
FMC_DI-5
FMC_DI+3
FMC_DI-3
FMC_DI+1
FMC_DI-1
FMC_DI+4
FMC_DI-4
FMC_DI+2
FMC_DI-2
FMC_DID+11
FMC_DID-11
FMC_DID+4
FMC_DID-4
FMC_DID+1
FMC_DID-1
FMC_DID+5
FMC_DID-5
FMC_DID+3
FMC_DID-3
FMC_DID+6
FMC_DID-6
FMC_DID+0
FMC_DID-0
FMC_DID+2
FMC_DID-2
FMC_DID-[11..0]
FMC_DID+[11..0]
FMC_DI-[11..0]
FMC_DI+[11..0]
TEST HEADERS
TEST1P
TEST1N
TEST2P
TEST2N
TEST3P
TEST3N
TEST4P
TEST4N
U6
U7
NA
2V5IO
JP_1
JP_2
JP_3
JP_4
JP_5
J18
CONN 10 PIN
TEST INPUTS
U5C
BANK 2 - 2.5V I/O
TCRIT1
TCRIT2
TCRIT3
3V3IO
CONF_INITB
PROGRAMB
CONF_DONE
CONF_DIN
CONF_CCLK
SLAVE SERIAL
MASTER SERIAL
U5A
XC4VLX25-11FFG668
PROG_B_0
INIT_B_0
DONE_0
D_IN_0
DOUT_BUSY_0
CCLK_0
M0_0
M1_0
M2_0
HSWAPEN_0
CS_B_0
RDWR_B_0
VBATT_0
PWRDWN_B_0
TMS_0
TDO_0
TCK_0
TDI_0
TDN_0
TDP_0
JTAG HEADER
V4_TMS
V4_TDO
V4_TCK
V4_TDI
FLASH_TDO
FIT R43 IF CONFIG FLASH NOT INSTALLED
Place C75 and C76 close to LM95233
TEMP SENSOR
U8
LM95233
ADC_TDIODE-
ADC_TDIODE+
SCL_FROM_CY
SDA_FROM_CY
DO NOT FIT V4 CONFIG FLASH IF CYPRESS USB CONTROLLER IS INSTALLED
1V8IO
U14
XCF08P_VO48 N/A
V4_TDI
V4_TCK
V4_TMS
FLASH_TDO
CONF_DIN
SLAVE SERIAL
MASTER SERIAL
U5B
BANK 1 - 2.5 V I/O
SCS2_USI
SDI_USI
SDO_USI
SCLK_USI
SCS1_USI
ADC_POWER
ADC_CALIBRATION
TRIGGER_ARMED
OVER-RANGE_I-CH
OVER-RANGE_Q-CH
FPGA_OPERATIONAL
DCLK_LOCKED
ECM_ENABLED
RCOUT1/2_ENABLED
GREEN
ACTIVE LOW
LED_ADC_PWR
LED_ADC_CAL
LED_TRIGGER
LED_OVERRANGE_I
LED_OVERRANGE_Q
LED_FPGA_OPER
LED_DCLK_LOCKED
LED_ECM_ENA P6
LED_RCOUT_ENA P6
USI-1 HEADER #1
USI-1 HEADER #2
V_USI1
VCMO
J17
J15
CONN 10 PIN
TP5
TP
USE
XC4VLX25-11FFG668
BANK 4 - 3.3 V I/O
IFCLK
CY_CTL[5..3]
STATE[3..0]
100MHZ FPGA CLOCK REF
OSC 100MHz
TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com
PROJECT NAME: ADC1xDxxxx(RF)RB
PAGE TITLE
FPGA2
DESIGNED:
DRAWN:
CHECKED: <CHECKED:>
DATE: August 17, 2012
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012
SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013
DOC # : SEE PAGE 1
Sheet 7 OF 12

BANK #	BANK SUPPLY	INTERFACE
1	2V5IO	USI-1 Header
2	2V5IO	Test Headers, Temp. Sensor
3	2V5IO	ADC DCLK
4	3V3IO	Cypress, LEDs, 100 MHz oscillator
5	2V5IO	ADC Q-Channel (LVDS)
6	2V5IO	Clock generator
7	1V8IO	ADC Control
8	3V3IO	Cypress, LEDs
9	2V5IO	ADC I-Channel (LVDS)
10	2V5IO	Logic Analyzer Header

U5L
XC4VLX25-11FFG668

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB	PAGE TITLE: FPGA3
DESIGNED: DATE: <DATE DESIGNED:>	
DRAWN: DATE: <DATE DRAWN>	
CHECKED: <CHECKED:> DATE: August 17, 2012	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012	SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013 DOC # : SEE PAGE 1	Sheet 8 OF 12



TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: **ADC1xDxxxx(RF)RB**	PAGE TITLE: Front End
DESIGNED: DATE: <DATE DESIGNED:>	
DRAWN: DATE: <DATE DRAWN>	
CHECKED: <CHECKED:> DATE: August 17, 2012	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.	SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013 DOC # : SEE PAGE 1	Sheet 9 OF 12

Product	Frequency	Clock part no.	Loop filter component values		
			R2_LF (ohm)	C1_LF (nF)	C2_LF (nF)
ADC10D1500	1500 MHz	LMX2541SQ3030E	820	0.039	3.3
ADC12D800RF	800 MHz	LMX2541SQ3320E	680	0.047	3.9
ADC12D1600/1600RF	1600 MHz	LMX2541SQ3320E	680	0.047	3.9
ADC12D1800/1800RF	1800 MHz	LMX2541SQ3740E	680	0.047	3.9
ADC12D2000RF	2000 MHz	LMX2541SQ2060E	820	0.22	2.7

LMX2541 clock part number and loop filter component values are different based on clock frequency. Please refer to the table above for correct clock part number and loop filter components.

LAYOUT NOTE: FOR CLOCK ROUTING DO NOT USE VIAS (LMX2541 RFOUT, EXT CLK) ALL THE WAY TO VIAS AT SOCKET EDGE. AVOID STUBS AND CHOOSE SERIES COMPONENTS TO BE 0402 SIZE WHERE POSSIBLE.

LAYOUT NOTE: Use as short traces as possible from LMX2541-RFout (pin 36) and External Clock Input to VIAs at socket edge

LAYOUT NOTE: FOR CLOCK ROUTING DO NOT USE VIAS (LMX2541 RFOUT, EXT CLK) ALL THE WAY TO VIAS AT SOCKET EDGE. AVOID STUBS AND CHOOSE SERIES COMPONENTS TO BE 0402 SIZE WHERE POSSIBLE.

GROUP JUMPERS TOGETHER ON BOARD LAYOUT

GROUP JUMPERS TOGETHER ON BOARD LAYOUT

EXTERNAL CLOCK INPUT

U27 LMX2541SQxxxxE

Y6 N/A

Y7 CVHD-950-100.000

B0430J50100AHF

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB	PAGE TITLE: Cypress uC
DESIGNED: <DESIGNED> DATE: <DATE DESIGNED:>	<Page Name 2nd line>
DRAWN: <DRAWN:> DATE: <DATE DRAWN>	<Page Name 3rd line>
CHECKED: <CHECKED:> DATE: August 17, 2012	<Page Name 4th line>
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012	SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013 DOC # : SEE PAGE 1	Sheet 10 OF 12



3V3IO - FPGA IO BANK SUPPLY

2V5IO - FPGA IO BANK SUPPLY, FPGA CORE AUXILIARY SUPPLY, EXPANSION HEADERS SUPPLY



1V8IO - ADC IO SUPPLY, FPGA IO BANK SUPPLY



1V2VCC_INT - FPGA CORE SUPPLY



MAIN INPUT JACK



2V2IO/2V_PRE - NOT USED (INTERMEDIATE SUPPLY ONLY)



ADC ANALOG SUPPLY

Product	R106	R107	R149	C189	VIO_PRE	V_ADC
ADC12D2000RF	10k	10k	2.55k	0.022u	2.45V	2.0V
All Others	7.87k	10k	2.32k	0.1u	2.2V	1.9V



5V0USI1 - USI1 HEADER SUPPLY, FPGA IO BANK SUPPLY (JUMPER SELECTABLE)



MAIN USI1 SUPPLY SELECTION



SEQUENCING CONTROL



3V3USI1 - USI1 HEADER SUPPLY, FPGA IO BANK SUPPLY (JUMPER SELECTABLE)



3V3USB - CYPRESS uC & EEPROM USB SUPPLY

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB			PAGE TITLE: Power1
DESIGNED:	DATE: <DATE DESIGNED:>		
DRAWN:	DATE: <DATE DRAWN>		
CHECKED: <CHECKED:>	DATE: August 17, 2012		
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.			SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013	DOC # : SEE PAGE 1		Sheet 11 OF 12



3V0PLL - LMX2541 CLOCK GENERATOR SUPPLY

TP6 TP7 TP8 TP9 TP10 TP11

BOARD MOUNTING HOLES

MT1 MT2 MT3 MT4 MT5

HOLES FOR FMC CONNECTOR

FMC1 FMC2

H2 H3 H4 H5 H6 — MECH — Rubber Feet

TEXAS INSTRUMENTS
12500 TI Blvd.
Dallas, Texas 75243
USA
(972) 644-5580
www.ti.com

PROJECT NAME: ADC1xDxxxx(RF)RB	PAGE TITLE: Power2
DESIGNED: DATE: <DATE DESIGNED:>	
DRAWN: DATE: <DATE DRAWN>	
CHECKED: <CHECKED:> DATE: August 17, 2012	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO TEXAS INSTRUMENTS CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2012.	SCHEMATIC REV: 1.0
LAST MODIFIED: Friday, January 25, 2013 DOC # : SEE PAGE 1	Sheet 12 OF 12