

The Stackup Legend below this is static.  
If you change the stackup, update the Legend.

Layer Name	Order	Dielectric Material	Copper Thickness	Solder Resist
Top Solder Mask	C.0T5			Solder Resist
Top Layer	C.0T1		1.4mil	FR-4
Bottom Layer	C.0B1		1.4mil	FR-4
Bottom Solder Mask	C.0B5			Solder Resist

DESIGN INFORMATION

BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)  
3450MIL X 4950MIL

Number of Layers : 2  
MIN. TRACK WIDTH: 8 MIL  
MIN. CLEARANCE: 8 MIL  
MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL  
PER IPC-D-275 CLASS 2 LEVEL C  
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL

MATERIAL:

FR-408  FR-4 High Tg  OTHER

THICKNESS:  62 MIL (1.6mm) +/-10%  OTHER

TOLERANCE:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/-

BOW & TWIST:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/-

COPPER THICKNESS (FINISHED):

OUTER:  1.4MIL (1oz)  2MIL (1.4oz)  2.8MIL (2oz)

INNER SIGNAL:  1.4MIL (1oz)  2.8MIL (2oz)  N/A

DRILLING:

REFERENCE:  AS SHOWN  NC\_DRILL FILES

PTH MIN COPPER THICKNESS:  1MIL  OTHER

BOARD FINISH:

SILKSCREEN:  TOP  BOTTOM

SILKSCREEN COLOR:  WHITE  OTHER

SOLDER RESIST COLOR:  
 GREEN  BLUE  OTHER

SURFACE FINISH:  IMMERSION GOLD (ENG)  ENEPG

IMM. TIN/SILVER OR EQUIV  OTHER

ARRAY/PANEL:  CUT AND TRIM PER MECH LAYER 1  
 N.C. ROUTE  V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:

ANSI IPC-A-600F CLASS ->  1  2  3  
 UL 94V-0  RoHS  OTHER PER ORDER

ADDITIONAL REQUIREMENTS:

MICROSECTION:  YES

BARE BOARD ELEC. TEST:  NONE  REQUIRED  PER ORDER

MANUFACTURER'S UL:  RAIL  METAL  SILK



PROJECT TITLE:  
Isolated Serial Board

DESIGNED FOR:  
Public Release


FILE NAME:  
IsolatedSerial.PcbDoc

ENGINEER:  
Mars Leung

LAYOUT BY:  
Mars Leung

SCALE: 0.70

ALTIUM DESIGNER VERSION:  
10.0.0.27009



The Stackup Legend below this is static.  
If you change the stackup, update the Legend.

Layer Name	Order	Dielectric Material	Copper Thickness	Solder Resist
Top Solder Mask	(G.TS)			Solder Resist
Top Layer	(G.TL)		1.4mil	FR-4
Bottom Layer	(G.BL)		1.4mil	FR-4
Bottom Solder Mask	(G.BS)			Solder Resist

DESIGN INFORMATION

BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)  
3450MIL X 4950MIL

Number of Layers : 2  
MIN. TRACK WIDTH: 8\_MIL  
MIN. CLEARANCE: 8\_MIL  
MIN. VIA PAD SIZE: 24\_MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL  
PER IPC-D-275 CLASS 2 LEVEL C  
REGISTRATION TOLERANCES: METAL +/- 5\_MIL, HOLES +/- 3\_MIL

MATERIAL:

FR-408  FR-4 High Tg  OTHER  
THICKNESS:  62 MIL (1.6mm) +/-10%  OTHER

TOLERANCE:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/-

BOW & TWIST:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/-

COPPER THICKNESS (FINISHED):

OUTER:  1.4MIL (1oz)  2MIL (1.4oz)  2.8MIL (2oz)  
INNER SIGNAL:  1.4MIL (1oz)  2.8MIL (2oz)  N/A

DRILLING:

REFERENCE:  AS SHOWN  NC\_DRILL FILES  
PTH MIN COPPER THICKNESS:  1MIL  OTHER

BOARD FINISH:

SILKSREEN:  TOP  BOTTOM  
SILKSREEN COLOR:  WHITE  OTHER

SOLDER RESIST COLOR:  
 GREEN  BLUE  OTHER

SURFACE FINISH:  IMMERSION GOLD (ENG)  ENEPG  
 IMM. TIN/SILVER OR EQUIV  OTHER

ARRAY/PANEL:  CUT AND TRIM PER MECH LAYER 1  
 N.C. ROUTE  V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:

ANSI IPC-A-600F CLASS ->  1  2  3  
 UL 94V-0  RoHS  OTHER PER ORDER

ADDITIONAL REQUIREMENTS:

MICROSECTION:  YES  
BARE BOARD ELEC. TEST:  NONE  REQUIRED  PER ORDER  
MANUFACTURER'S UL:  RAIL  METAL  SILK



PROJECT TITLE:  
Isolated Serial Board

DESIGNED FOR:  
Public Release


FILE NAME:  
IsolatedSerial.PcbDoc

ENGINEER:  
Mars Leung

LAYOUT BY:  
Mars Leung

SCALE: 0.70

ALTIUM DESIGNER VERSION:  
10.0.0.27009



COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED. COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED.  
ASSEMBLY VARIANT: [No Variations]

REV: 0.1	BOARD #: XXXXXXXX	DATE: 1.0	DESIGNER: MARS LEUNG	DATE: 1.0	PROJECT: ISOLATED SERIAL BOARD
LAYER NAME = Bottom Layer					
PLOT NAME = Bottom Layer Assembly Drawing					

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.