







TUSB522P SLLSEV9E - JULY 2016 - REVISED NOVEMBER 2023


TUSB522P 3.3 V Dual-Channel USB 3.1 GEN 1 Redriver, Equalizer

1 Features

- USB3.1 GEN1 5Gbps, dual-channel re-driver with 3.3-V power supply
- Ultra-low-power architecture:
 - Active: 98 mA - U2, U3: 1.2 mA
 - Disconnect 265 µA
 - Shutdown 60 µA
- · Optimal receiver equalization:
 - of 3, 6, 9 dB at 2.5 GHz
- Output driver de-emphasis of 0, 3.5, and 6 dB
- · Automatic LFPS de-emphasis control to meet USB 3.1 certification requirements
- No host or device-side requirement
- Hot-plug capable
- Industrial temperature range: -40°C to 85°C TUSB522PI
- Commercial temperature range: 0°C to 70°C TUSB522P

2 Applications

- Cell phones
- **Tablets**
- Notebooks
- **Desktops**
- **Docking stations**
- Backplanes and active cables



3 Description


The TUSB522P is a fourth generation, dual-channel, single-lane USB 3.1 GEN1 redriver and signal conditioner supporting 5Gbps. The device offers low power consumption on a 3.3 V supply with its ultralow-power architecture. The redriver also supports the USB 3.1 low power modes, which further reduces idle power consumption.

The dual-channel capability enables the system to maintain signal integrity on both transmit and receive data paths. The receiver equalization has three gain settings to overcome channel degradation from insertion loss and inter-symbol interference. These settings are controlled from the EQ pins. To compensate for transmission line losses, the output driver supports configuration of De-Emphasis with pins DE. Additionally, automatic LFPS De-Emphasis control allows for full USB 3.1 compliance. These settings allow optimal performance, increased signaling distance, and flexibility in placement of the TUSB522P in the USB 3.1 GEN1 path.

Device Information

PART NUMBER	TEMPERATURE	PACKAGE ⁽¹⁾
TUSB522P	$T_A = 0$ °C to 70 °C	RGE (VQFN, 24)
TUSB522PI	$T_A = -40^{\circ}C$ to $85^{\circ}C$	NGE (VQFN, 24)

For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Simplified Schematic



Table of Contents

1 Features	1	7.3 Feature Description	10
2 Applications		7.4 Device Functional Modes	
3 Description		8 Application and Implementation	12
4 Revision History		8.1 Application Information	12
5 Pin Configuration and Functions	3	8.2 Typical Application	12
6 Specifications	5	8.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings	5	8.4 Layout	15
6.2 ESD Ratings		9 Device and Documentation Support	
6.3 Recommended Operating Conditions	5	9.1 Receiving Notification of Documentation Updates.	
6.4 Thermal Information	6	9.2 Support Resources	17
6.5 Electrical Characteristics, Power Supply	6	9.3 Trademarks	17
6.6 Electrical Characteristics, DC	6	9.4 Electrostatic Discharge Caution	17
6.7 Electrical Characteristics, AC	7	9.5 Glossary	17
7 Detailed Description	9	10 Mechanical, Packaging, and Orderable	
7.1 Overview	9	Information	17
7.2 Functional Block Diagram	9		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision D (May 2019) to Revision E (November 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated the Device Information table to include ambient temperature	1
•	In the Pin Functions table deleted "Note: When OS = low." for both DE1 and DE2.	
•	In Recommended Operation Conditions, changed C _{AC-USB1} max from 200 nF to 265 nF	5
•	Reformat Table 7-1 for readability	
•	Updated Figure 8-1 to include C _{AC-USB1} , C _{AC-USB2} , L _{AB} , L _{CD} , L _{AC-CAP} , L _{ESD} , R _{ESD} , and R _{RX} ,	
	Added comment that ac-capacitor should be placed between ESD and USB receptacle when design short to VBUS protection	ing for
	Updated the <i>Design Parameters</i> table to include pre-channel and post-channel min/max limits	
	Added the ESD Protection section.	
C	hanges from Revision C (May 2019) to Revision D (May 2019)	Page
_	Changed pin 11 From: TX1N To: TX2N and pin 12 From: TX1P To: TX2P in Figure 8-2	
C	hanges from Revision B (November 2017) to Revision C (May 2019)	Page
-	Deleted the RGE0024F mechanical pages	17
C	hanges from Revision A (October 2016) to Revision B (November 2017)	Page
•	Changed the values in the FOR OS = HIGH column of Table 7-1 to match FOR OS = LOW column.	11
C	hanges from Revision * (July 2016) to Revision A (October 2016)	Page
	Changed the device From Preview To: Production	

5 Pin Configuration and Functions




Figure 5-1. RGE Package, 24-Pin (VQFN) (Top View)

Table 5-1. Pin Functions

P	IN	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
RX1N	8	Differential I	Differential input for 5Gbps negative signal on Channel 1		
RX1P	9	Differential I	Differential input for 5Gbps positive signal on Channel 1		
TX1N	23	Differential O	Differential output for 5Gbps negative signal on Channel 1		
TX1P	22	Differential O	Differential output for 5Gbps positive signal on Channel 1		
RX2N	20	Differential I	Differential input for 5Gbps negative signal on Channel 2		
RX2P	19	Differential I	Differential input for 5Gbps positive signal on Channel 2		
TX2N	11	Differential O	Differential output for 5Gbps negative signal on Channel 2		
TX2P	12	Differential O	Differential output for 5Gbps positive signal on Channel 2		
EQ1	2	I, CMOS	Sets the receiver equalizer gain for Channel 1. 3-state input with integrated pull-up and pull-down resistors. EQ1 = Low = 3 dB EQ1 = Mid = 6 dB EQ1 = High = 9 dB		
DE1	16	I, CMOS	Sets the output de-emphasis for Channel 1. 3-state input with integrated pull-up and pull-down resistors. DE1 = Low = 0 dB DE1 = Mid = -3.5 dB DE1 = High = -6.2 dB		
OS1	15	I, CMOS	Sets the output swing (differential voltage amplitude) for Channel 1. 2-state input with an integrated pull down resistor. OS1 = Low = 0.9 mV OS1 = High = 1.1 mV		
EQ2	17	I, CMOS	Sets the receiver equalizer gain for Channel 2. 3-state input with integrated pull-up and pull-down resistors. EQ2 = Low = 3 dB EQ2 = Mid = 6 dB EQ2 = High = 9 dB		



Table 5-1. Pin Functions (continued)

P	IN	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
DE2	3	I, CMOS	Sets the output de-emphasis for Channel 2. 3-state input with integrated pull-up and pull-down resistors. DE2 = Low = 0 dB DE2 = Mid = -3.5 dB DE2 = High = -6.2 dB		
OS2	4	I, CMOS	Sets the output swing (differential voltage amplitude) for Channel 2. 2-state input with an integrated pull down resistor. OS2 = Low = 0.9 mV OS2 = High = 1.1 mV		
EN_RXD	5	I, CMOS	Enable. The device has a 660-k Ω pulldown resistor. Device is active when EN_RXD = High. Drive actively high or install a pullup resistor (recommend 4.7 K Ω) for normal operation. Does reset state machine.		
RSV	14	I, CMOS	Reserved. Can be left as no-connect.		
VCC	1, 13	Р	Positive power supply. Power supply is 3.3 V.		
GND	10, 21, PAD	G	Ground. PAD must be connected to Ground. Pins 10, 21 can be connected to Ground or left unconnected.		
NC	6, 7, 18, 24	_	No connection. These pins can be tied to any desired voltages including connecting them to GND.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply Voltage Range ⁽²⁾	V _{CC}	-0.5	4	V
∕oltage Range at any input or output terminal	Differential I/O	-0.5	1.5	V
	CMOS Inputs	-0.5	4	V
Junction temperature, T _J	unction temperature, T _J		105	°C
Storage temperature, T _{stg}	orage temperature, T _{stg}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
V _{CC} Si V _(PSN) Si	Main power supply	Main power supply		3	3.3	3.6	V
	Supply Ramp Requirement					100	ms
V _(PSN)	Supply Noise on V _{CC} Terminals					100	mV
т	Operating free air temperature	TUSB522P		0		70	°C
'A	Operating free-air temperature TUSB522PI			-40		85	°C
C _{AC-USB1}	External AC coupling capacitor			75	100	265	nF

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *TUSB522P*

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TUSB522P	
	THERMAL METRIC(1)	RGE (VQFN)	UNIT
		24 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	51.2	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	55.9	°C/W
R _{0JB}	Junction-to-board thermal resistance	28.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	28.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	9.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics, Power Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC(ACTIVE)}	Average active current	Link in U0 with GEN1 data transmission. RSV, EQ cntrl pins = NC, EN_RXD = V_{CC} , k28.5 pattern at 5Gbps, V_{ID} = 1000 mVpp, OS = 900 mV and DE = 3.5 dB		98		mA
I _{CC(U2U3)}	Average current in U2/U3	Link in U2 or U3		1.2		mA
I _{CC(NC)}	Average current disconnect mode	Link in Disconnect mode		265		μA
I _{CC(SHUTDOWN)}	Average shutdown current	EN_RXD = L		60		μA

6.6 Electrical Characteristics, DC

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3-State	CMOS Inputs(EQ1/2, DE1/2)					
V _{IH}	High-level input voltage		V _{CC} x 0.8			V
V _{IM}	Mid-level input voltage			V _{CC} / 2.		V
V _{IL}	Low-level input voltage				V _{CC} x 0.2	V
V _F	Floating voltage	V _{IN} = High impedance		0.36 x V _{CC}		V
R _{PU}	Internal pull-up resistance			410		kΩ
R _{PD}	Internal pull-down resistance			240		kΩ
I _{IH}	High-level input current	V _{IN} = 3.6 V			26	μA
I _{IL}	Low-level input current	V _{IN} = GND, V _{CC} = 3.6.V	-26			μA
2-State	CMOS Input (OS1/2, EN_RXD)					
V _{IH}	High-level input voltage		V _{CC} x 0.7			V
V _{IL}	Low-level input voltage				V _{CC} x 0.3	V
R _{PD}	Internal pull-down resistance			660		kΩ
I _{IH}	Low-level input current	V _{IN} = 3.6 V			25	μA
I _{IL}	Low-level input current	V _{IN} = GND, V _{CC} = 3.6.V	-10			μA



6.7 Electrical Characteristics, AC

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Differential Receiver (I	RXP, RXN)					
V _(RX-DIFF-PP)	Input differential voltage swing.	AC-coupled differential peak-to-peak signal measured post CTLE through a reference channel	100		1200	mVpp
V _(RX-DC-CM)	Common-mode voltage bias in the receiver (DC)			0.7		V
R _(RX-DIFF-DC)	Differential input impedance (DC)	5	72		120	Ω
R _(RX-CM-DC)	Receiver DC Common Mode impedance	Present after a GEN1 device is detected on TXP/TXN	18		30	Ω
Z _(RX-HIGH-IMP-DC-POS)	Common-mode input impedance with termination disabled (DC)	Present when no GEN1 device is detected on TXP/TXN. Measured over the range of 0-500 mV with respect to GND.	25			kΩ
V _(RX-SIGNAL-DET-DIFF-PP)	Input Differential peak-to-peak Signal Detect Assert Level	At 5Gbps, no input channel loss clock		85		mV
V _(RX-IDLE-DET-DIFF-PP)	Input Differential peak-to-peak Signal Detect De-assert Level	pattern		85		mV
V _(RX-LFPS-DET-DIFF-PP)	Low Frequency Periodic Signaling (LFPS) Detect Threshold	Below the minimum is squelched.	100		300	mV
V _(RX-CM-AC-P)	Peak RX AC common mode voltage	Measured at package pin			150	mV
V _(detect)	Voltage change to allow receiver detect	Positive voltage to sense receiver termination			600	mV
C _(RX-PARASITIC)	Voltage change to allow receiver detect	At 2.5 GHz	0.17	0.63	0.99	pF
R _{L(RX-DIFF)}	Differential Return Loss	50 MHz – 1.25 GHz at 90 Ω		-19		dB
'`L(RX-DIFF)	Differential Retain 2000	2.5 GHz at 90 Ω		-14		dB
$R_{L(RX-CM)}$	Common Mode Return Loss	50 MHz – 1.25 GHz at 90 Ω		-13		dB
Differential Transmitte	r (TXP, TXN)					
V _(TX-DIFF-PP)	Transmitter differential voltage swing	OS Low, 0dB DE	0.8	0.9		Vpp
*(IX-DIFF-PP)	(transition-bit)	OS High, 0dB DE		1.1	1.2	Vpp
V _(TX-DIFF-PP-LFPS)	LFPS differential voltage swing	OS Low, High	0.8		1.2	Vpp
	T ''' '''' ''' '' ''	DE = Low		0		dB
$V_{(TX\text{-DE-RATIO})}$	Transmitter differential voltage De- Emphasis ratio	DE = Floating		-3.5	0 1.2	dB
		DE = High		-6.2		dB
V _(TX-RCV-DETECT)	Amount of voltage change allowed during Receiver Detection				600	mV
V _(TX-CM-IDLE-DELTA)	Transmitter idle common-mode voltage change while in U2/U3 and not actively transmitting LFPS		-600		600	mV
V _(TX-DC-CM)	Common-mode voltage bias in the transmitter (DC)			0.7		V
V _(TX-CM-AC-PP-ACTIVE)	Tx AC Common-mode voltage active	Max mismatch from Txp + Txn for both time and amplitude			100	mVpp
V _(TX-IDLE-DIFF-AC-PP)	AC Electrical idle differential peak-to- peak output voltage	At package pins	0		10	mV
V _(TX-IDLE-DIFF-DC)	DC Electrical idle differential output voltage	At package pins after low pass filter to remove AC component	0		10	mV
V _(TX-CM-DC-ACTIVE-IDLE-DELTA)	Absolute DC common mode voltage between U1 and U0	At package pin			200	mV
$C_{(TX)}$	TX input capacitance to GND	At 2.5 GHz			1.25	pF
R _(TX-DIFF)	Differential impedance of the driver		72		120	Ω
R _(TX-CM)	Common-mode impedance of the driver	Measured with respect to AC ground over 0-500 mV	18		30	Ω
I _(TX-SHORT)	TX short circuit current	TX± shorted to GND			60	mA
C _(TX-PARASITIC)	TX input capacitance for return loss	Package Pins		0.63	1.02	F



6.7 Electrical Characteristics, AC (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D	Differential Determination	50 MHz – 1.25 GHz at 90 Ω		12		dB
$R_{L(RX-DIFF)}$	Differential Return Loss	1.25 – 2.5 GHz at 90 Ω		8		dB
D	Common Mode Return Loss	50 MHz – 1.25 GHz at 90 Ω		13		dB
R _{L(RX-CM)}	Common Mode Return Loss	1.25 –2.5 GHz		11		dB
AC Characteristic						
Xtalk	Differential Cross Talk between TX and RX signal Pairs	At 2.5 GHz		-40		dB
V _(CM-TX-AC)	AC Common-mode voltage swing in active mode	Within U0 and within LFPS			100	mVpp
V _{(TX-IDLE-DIFF} -AC-PP)	Differential voltage swing during electrical idle	Tested with a high-pass filter	0		10	V
R _{L(TX-DIFF)}	Differential Return Loss	f = 50 MHz - 1.25 GHz		12		dB
	Differential Return Loss	1.25 –2.5 GHz		8		dB
D	Common Mode Return Loss	f = 50 MHz - 1.25 GHz		16		dB
$R_{L(TX-CM)}$	Common wode Return Loss	1.25 –2.5 GHz		13		dB
t _J	Total Jitter	Minimum input and output trace at 2.5 GHz, V _{CC} = 3.3 V		15		ps
V _(TX-CM-ΔU1-U0)	Absolute delta of DC CM voltage during active and idle states				100	mV
V _(TX-IDLE-DIFF-DC)	DC Electrical idle differential output voltage	Voltage must be low pass filtered to remove any AC component	0		12	mV

7 Detailed Description

7.1 Overview


The TUSB522P is designed to overcome channel loss due to inter-symbol interference and crosstalk when 5Gbps USB3.1 GEN1 signals travel across a PCB or cable. The dual channel architecture is a one-chip, low-power solution, extending the possible channel length for transmit and receive data paths in an application. For a Host application, this enables the system to pass both transmitter compliance and receiver jitter tolerance tests.

The re-driver recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. Each channel has a receiver equalizer with selectable gain settings. The equalization should be set based on the amount of insertion loss in channel 1 or 2 before the TUSB522P receivers. Likewise, the output drivers support configuration of De-Emphasis. Independent equalization and de-emphasis control for each channel can be set using EQ1/2 and DE1/2 pins.

The TUSB522P advanced state machine makes it transparent to hosts and devices. After power up, the TUSB522P periodically performs receiver detection on the TX pairs. If it detects a USB3.1 GEN1 receiver, the RX termination is enabled, and the TUSB522P is ready to re-drive.

The device ultra-low-power architecture operates at a 3.3-V power supply and achieves Enhanced performance. The automatic LFPS De-Emphasis control further enables the system to be USB3.1 compliant.

7.2 Functional Block Diagram



Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



7.3 Feature Description

7.3.1 Receiver Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TUSB522P. The receiver overcomes these losses by attenuating the low frequency components of the signals with respect to the high frequency components. The proper gain setting should be selected to match the channel insertion loss before the input of the TUSB522P receivers. The gain setting may differ for channel 1 and channel 2.

7.3.2 De-Emphasis Control and Output Swing

The differential driver output provides selectable de-emphasis and output swing control in order to achieve USB3.1 compliance. The TUSB522P offers a unique way to adjust output de-emphasis and transmitter swing based on the OS1/2 and DE1/2 pins. The level of de-emphasis required in the system depends on the channel length after the output of the re-driver. The output swing and de-emphasis levels may differ for channel 1 and channel 2.




Figure 7-1. Transmitter Differential Voltage, OS = Floating

7.3.3 Automatic LFPS Detection

The TUSB522P features an intelligent low frequency periodic signaling (LFPS) controller. The controller senses the low frequency signals and automatically disables the driver de-emphasis, for full USB3.1 compliance.

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TUSB522P*

7.4 Device Functional Modes

7.4.1 Device Configuration

Table 7-1. Control Pin Settings (Typical Values)

PIN	DESCRIPTION	LOGIC STATE	TYP	UNITS
		Low	3	dB
EQ1/EQ2	Receiver equalization amount	Floating	6	dB
		High	9	dB
OS1/OS2	Transmit output swing amplitude for the	Low	0.9	Vpp
	transition bit	High	1.1	Vpp
DE1/DE2		Low	0	dB
	Transmit de-emphasis amount	Floating	-3.5	dB
		High	-6.2	dB

7.4.2 Power Modes

The TUSB522P has 3 primary power modes:

7.4.2.1 U0 Mode (Active Power Mode)

During active power mode, U0, the device is transmitting USB SS data or USB LFPS signaling. The U0 mode is the highest power state of the TUSB522P. Anytime super-speed traffic is being received, the TUSB522P remains in this mode.

7.4.2.2 U2/U3 (Low Power Mode)

While in this mode, the TUSB522P periodically performs far-end receiver detection.

7.4.2.3 Disconnect Mode - RX Detect

In this state, the TUSB522P periodically checks for far-end receiver termination on both TX. Upon detection of the far-end receiver's termination on both ports, the TUSB522P will transition to U0 mode.

7.4.2.4 Shutdown Mode

Shutdown mode is entered when the EN_RXD pin is driven low. This is lowest power setting for the device.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TUSB522P is a dual-channel single-lane re-driver and signal conditioner designed to compensate for ISI jitter caused by attenuation through passive mediums such as traces or cables. The TUSB522P has two independent channels to allow optimization in both upstream and downstream directions through three EQ and six De-Emphasis settings.

8.2 Typical Application




Figure 8-1. Embedded Host Application

The $C_{AC\text{-}USB1}$ and $C_{AC\text{-}USB2}$ should be placed between ESD and USB receptacle for systems designing for short to VBUS protection.

8.2.1 Design Requirements

For this design example, use the parameters provided in Table 8-1.

Table 8-1. Design Parameters

PARAMETER	VALUE
Pre-channel A to B PCB trace length ⁽¹⁾ , L _{AB} .	1 inches ≤ L _{AB} ≤ 20 inches
Post-channel C to D PCB trace length ⁽¹⁾ , L _{CD} .	≤ 6 inches
Minimum distance of the AC capacitors from TUSB522P, L _{AC-CAP}	0.25 inches
Maximum distance of ESD component from the USB receptacle, L _{ESD}	0.6 inches
Maximum distance of series resistor (R_{ESD}) from ESD component, $L_{R_{ESD}}$.	0.25 inches
C _{AC-USB1} AC-coupling capacitor (75 nF to 265 nF)	100 nF
C _{AC-USB2} AC-coupling capacitor (297 nF to 363 nF)	Options:
	RX1 or RX2 are DC-coupled to USB receptacle
	330 nF AC-couple with R _{RX} resistor
Optional R _{RX} resistor (220-kΩ ± 5%)	Not used
Optional R _{ESD} $(0-\Omega \text{ to } 2.2-\Omega)$	Not used
V _{CC} supply (3-V to 3.6-V)	3.3-V
EQ1 for RX1P/N (3, 6, or 9dB)	9 dB (EQ1 = High)
De-Emphasis 2 for TX2P/N (0, -3.5, and - 6.2 dB)	-6.2 dB (OS2 = Low, DE2 = High)
EQ2 for RX2P/N (3, 6, or 9 dB)	6 dB (EQ2 = Floating)
De-Emphasis 1 for TX1P/N (0, -3.5, and -6.2 dB)	-3.5 dB (OS1 = Low, DE1 = Floating)
Output Swing 1 (0.9 or 1.1 Vppd)	900 mV (OS1 = Low)
Output Swing 2 (0.9 or 1.1 Vppd)	900 mV (OS2 = Low)

⁽¹⁾ Maximum trace length assumes an insertion loss of 0.2 dB/inch/GHz. If insertion loss is more than 0.2 dB/inch/GHz, then maximum trace length must be reduced accordingly.

8.2.2 Detailed Design Procedure

Copyright © 2023 Texas Instruments Incorporated

The TUSB522P differential receivers and transmitters have internal BIAS and termination. Due to this, the TUSB522P must be connected to the USB Host and receptacle through ac-coupling capacitors. In this example, as depicted in Figure 8-2, 100 nF capacitors are placed on TX2P, TX2N, RX1P, RX1N, TX1P and TX1N. No ac-coupling capacitors are placed on the RX2P and RX2N pins because it is assumed the device downstream of the TUSB522P will have ac-coupling capacitors on its transmitter as defined by the USB 3.1 specification. The system designer may desire to support short to VBUS protection. If this is the case, then a 330 nF ac-coupling capacitor should be placed on RX2P/N pins.






Figure 8-2. Embedded Host Application Schematic

8.2.2.1 ESD Protection

It may be necessary to incorporate an ESD component to protect the TUSB522P from electrostatic discharge (ESD). It is recommended that the ESD protection component has working peak voltage of \geq 1.3 V, a breakdown voltage of \geq 2.3 V, and a clamp voltage of \leq 4.0 V. A clamp voltage greater than 4.0 V may require a R_{ESD} on each differential pin. The ESD component should be placed near the USB connector.


Table 8-2. Recommended ESD Protection Component

Manufacturer	Part Number	Required R _{ESD} to pass IEC 61000-4-2 Contact ±8-kV
Nexperia	PUSB3FR4	2.2-Ω
Nexperia	PESD2V8Y1BSF	2.2-Ω



8.2.3 Application Curves

BERT > 24"6mil > char-board > RX2-to-TX2 > char-board > Scope



8.3 Power Supply Recommendations

The TUSB522P is designed to operate with a 3.3-V power supply. Levels above those listed in the *Absolute Ratings* table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors should be used to reduce noise and improve power supply integrity. A 0.1-µF capacitor should be used on each power pin.

8.4 Layout

8.4.1 Layout Guidelines

- RXP/N and TXP/N pairs should be routed with controlled 90-Ω differential impedance (±15%).
- Keep away from other high speed signals.
- Intra-pair routing should be kept to within 2mils.
- Length matching should be near the location of mismatch.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do not route differential pairs over any plane split.

Copyright © 2023 Texas Instruments Incorporated

- Adding test points will cause impedance discontinuity; and will therefore, negatively impact signal
 performance. If test points are used, they should be placed in series and symmetrically. They must not
 be placed in a manner that causes a stub on the differential pair.
- The 100-nF capacitors on the TXP and SSTXN nets must be placed close to the USB connector (Type A, Type B, and so forth).

Duadwak Faldan Limba, 7110



- The ESD and EMI protection devices (if used) must also be placed as close as possible to the USB connector.
- · Place voltage regulators as far away as possible from the differential pairs.
- To minimize crosstalk, TI recommends keeping high-speed signals away from each other. Each pair must be separated by at least 5 times the signal trace width. Separating with ground also helps minimize crosstalk.

8.4.2 Layout Example




Figure 8-3. Example Layout

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TUSB522PIRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PIRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PIRGERG4	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PIRGERG4.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PIRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PIRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB 522P
TUSB522PRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB 522P
TUSB522PRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB 522P
TUSB522PRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB 522P
TUSB522PRGETG4	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P
TUSB522PRGETG4.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 522P

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS WHO WE PI AD BO W Cavity AO A

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB522PIRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB522PIRGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB522PIRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB522PRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB522PRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB522PRGETG4	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB522PIRGER	VQFN	RGE	24	3000	356.0	356.0	35.0
TUSB522PIRGERG4	VQFN	RGE	24	3000	356.0	356.0	35.0
TUSB522PIRGET	VQFN	RGE	24	250	210.0	185.0	35.0
TUSB522PRGER	VQFN	RGE	24	3000	356.0	356.0	35.0
TUSB522PRGET	VQFN	RGE	24	250	210.0	185.0	35.0
TUSB522PRGETG4	VQFN	RGE	24	250	210.0	185.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated