

TLVx369 Cost-Optimized, 800-nA, 1.8-V, Rail-to-Rail I/O Operational Amplifier with Zero-Crossover Distortion

1 Features

- Cost-Optimized Precision Amplifier *nanoPower*: 800 nA/Ch (Typ)
- Low Offset Voltage: 400 μV (Typ)
- Rail-to-Rail Input and Output
- Zero-Crossover Distortion
- Low Offset Drift: 0.5 $\mu\text{V}/^\circ\text{C}$ (Typ)
- Gain-Bandwidth Product: 12 kHz
- Supply Voltage: 1.8 V to 5.5 V
- *microSize* Packages: SC70-5, VSSOP-8

2 Applications

- Blood Glucose Meters
- Test Equipment
- Low-Power Sensor Signal Conditioning
- Portable Devices

3 Description

The TLV369 family of single and dual operational amplifiers represents a cost-optimized generation of 1.8-V nanopower amplifiers.

With the zero-crossover distortion circuitry, these amplifiers feature high linearity over the full common-mode input range with no crossover distortion, enabling true rail-to-rail input and operating from a 1.8-V to 5.5-V single supply. The family is also compatible with industry-standard nominal voltages of 3.0 V, 3.3 V, and 5.0 V.

The TLV369 (single version) is offered in a 5-pin SC70 package. The TLV2369 (dual version) comes in 8-pin VSSOP and SOIC packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV369	SC70 (5)	2.00 mm × 1.25 mm
TLV2369	VSSOP (8)	3.00 mm × 3.00 mm
	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TLV369 Family Eliminates Crossover Distortion Across the Full Supply Range




Table of Contents


1 Features	1	7.4 Device Functional Modes.....	11
2 Applications	1	8 Application and Implementation	12
3 Description	1	8.1 Application Information.....	12
4 Revision History	2	8.2 Typical Application	12
5 Pin Configuration and Functions	3	8.3 System Examples	14
6 Specifications	4	9 Power Supply Recommendations	15
6.1 Absolute Maximum Ratings	4	10 Layout	16
6.2 ESD Ratings	4	10.1 Layout Guidelines	16
6.3 Recommended Operating Conditions.....	4	10.2 Layout Example	16
6.4 Thermal Information: TLV369	5	11 Device and Documentation Support	17
6.5 Thermal Information: TLV2369	5	11.1 Documentation Support	17
6.6 Electrical Characteristics.....	6	11.2 Community Resources.....	17
6.7 Typical Characteristics.....	7	11.3 Trademarks	17
7 Detailed Description	10	11.4 Electrostatic Discharge Caution.....	17
7.1 Overview	10	11.5 Glossary	17
7.2 Functional Block Diagram	10	12 Mechanical, Packaging, and Orderable Information	17
7.3 Feature Description.....	11		

4 Revision History

DATE	REVISION	NOTES
May 2016	*	Initial release.

5 Pin Configuration and Functions


**TLV369: DCK Package
5-Pin SC70
Top View**




Pin Functions: TLV369

PIN		I/O	DESCRIPTION
NAME	TLV369 DCK (SC70)		
-IN	3	I	Negative (inverting) input
+IN	1	I	Positive (noninverting) input
OUT	4	O	Output
V-	2	—	Negative (lowest) power supply or ground (for single-supply operation)
V+	5	—	Positive (highest) power supply

**TLV2369: D Package
8-Pin SOIC
Top View**



**TLV2369: DGK Package
8-Pin VSSOP
Top View**



Pin Functions: TLV2369

PIN			I/O	DESCRIPTION
NAME	TLV2369			
	D (SOIC)	DGK (VSSOP)		
−IN A	2	2	I	Inverting input, channel A
−IN B	6	6	I	Inverting input, channel B
+IN A	3	3	I	Noninverting input, channel A
+IN B	5	5	I	Noninverting input, channel B
OUT A	1	1	O	Output, channel A
OUT B	7	7	O	Output, channel B
V−	4	4	—	Negative (lowest) power supply
V+	8	8	—	Positive (highest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$	0	+7	V
	Signal input pin ⁽²⁾	$(V-) - 0.5$	$(V+) + 0.5$	V
Current	Signal input pin ⁽²⁾	–10	10	mA
	Output short-circuit ⁽³⁾	Continuous		mA
Temperature	Operating, T_A	–40	125	°C
	Junction, T_J		150	°C
	Storage, T_{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to $V_S / 2$, one amplifier per package.

6.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_S	Supply voltage	1.8		5.5	V
	Specified temperature	–40		85	°C

6.4 Thermal Information: TLV369

THERMAL METRIC ⁽¹⁾		TLV369	UNIT
		DCK (SC70)	
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	293.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	95.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	83.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	2.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter	82.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Thermal Information: TLV2369

THERMAL METRIC ⁽¹⁾		TLV2369		UNIT
		D (SOIC)	DGK (VSSOP)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	121.5	168.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	66.3	58.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.5	88.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	22.8	9.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	61.9	87.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.6 Electrical Characteristics

V_S (total supply voltage) = 1.8 V to 5.5 V; at $T_A = 25^\circ\text{C}$, and $R_L = 100\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V _{OS}	Input offset voltage	At T _A = 25°C		0.4	2	mV
		At T _A = −40°C to +85°C		0.85		
dV _{OS} /dT	Drift	At T _A = −40°C to +85°C		0.5		μV/°C
PSRR	Power-supply rejection ratio	V _S = 1.8 V to 5.5 V	80	94		dB
INPUT VOLTAGE RANGE						
V _{CM}	Common-mode voltage range		V−		V+	V
CMRR	Common-mode rejection ratio	(V−) ≤ V _{CM} ≤ (V+)	80	110		dB
INPUT BIAS CURRENT						
I _B	Input bias current	At T _A = 25°C		10		pA
		At T _A = −40°C to +85°C		See Figure 8		
I _{OS}	Input offset current			10		pA
INPUT IMPEDANCE						
Z _{ID}	Differential			10 ¹³ 3		Ω pF
Z _{IC}	Common-mode			10 ¹³ 6		Ω pF
NOISE						
E _n	Input voltage noise	f = 0.1 Hz to 10 Hz		4		μV _{PP}
e _n	Input voltage noise density	f = 1 kHz		300		nV/√Hz
i _n	Input current noise density	f = 1 kHz		1		fA/√Hz
OPEN-LOOP GAIN						
A _{OL}	Open-loop voltage gain	At V _S = 5.5 V, 100 mV ≤ V _O ≤ (V+) − 100 mV, R _L = 100 kΩ		130		dB
		At V _S = 5.5 V, 500 mV ≤ V _O ≤ (V+) − 500 mV, R _L = 10 kΩ	80	120		
OUTPUT						
V _O	Voltage output swing from rail	R _L = 10 kΩ			25	mV
I _{SC}	Short-circuit current			10		mA
C _{LOAD}	Capacitive load drive			See Figure 10		
FREQUENCY RESPONSE						
GBP	Gain bandwidth product			12		kHz
SR	Slew rate	G = 1		0.005		V/μs
t _{OR}	Overload recovery time	V _{IN} × gain = V _S		250		μs
POWER SUPPLY						
V _S	Specified voltage range		1.8		5.5	V
I _Q	Quiescent current	I _O = 0 mA, at V _S = 5.5 V		800	1300	nA
TEMPERATURE						
	Specified range		−40		85	°C
T _A	Operating range		−40		125	°C

6.7 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, and $R_L = 100\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted)




Figure 1. Normalized Offset Voltage vs Common-Mode Voltage




Figure 2. 0.1-Hz to 10-Hz Noise




Figure 3. Open-Loop Gain and Phase vs Frequency




Figure 4. Open-Loop Gain vs Temperature




Figure 5. Common-Mode Rejection Ratio vs Frequency




Figure 6. Output Voltage Swing from Rail vs Temperature

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, and $R_L = 100\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted)




Figure 7. Maximum Output Voltage vs Frequency




Figure 8. Input Bias Current vs Temperature




Figure 9. Open-Loop Output Impedance vs Frequency




Figure 10. Small-Signal Overshoot vs Capacitive Load




Figure 11. Small-Signal Step Response




Figure 12. Large-Signal Step Response

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, and $R_L = 100\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted)





Figure 13. Overload Recovery

7 Detailed Description

7.1 Overview

The TLVx369 family of operational amplifiers minimizes power consumption and operates on supply voltages as low as 1.8 V. The zero-crossover distortion circuitry enables high linearity over the full input common-mode range, achieving true rail-to-rail input from a 1.8-V to 5.5-V single supply.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The TLV369 series op amps are fully specified and tested from 1.8 V to 5.5 V (± 0.9 V to ± 2.75 V). Parameters that vary significantly with supply voltage are described in the [Typical Characteristics](#) section.

7.3.2 Input Common-Mode Voltage Range


The TLV369 family is designed to eliminate the input offset transition region typically present in most rail-to-rail, complementary-stage operational amplifiers, allowing the TLV369 family of amplifiers to provide superior common-mode performance over the entire input range.

The input common-mode voltage range of the TLV369 family typically extends to each supply rail. CMRR is specified from the negative rail to the positive rail; see [Figure 1](#), *Normalized Offset Voltage vs Common-Mode Voltage*.

7.3.3 Protecting Inputs from Overvoltage

Input currents are typically 10 pA. However, large inputs (greater than 500 mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, in addition to keeping the input voltage between the supply rails, the input current must also be limited to less than 10 mA. This limiting is easily accomplished with an input resistor, as shown in [Figure 14](#).

A current-limiting resistor is required if the input voltage exceeds the supply rails by ≥ 0.5 V.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Input Current Protection for Voltages That Exceed the Supply Voltage

7.4 Device Functional Modes

The TLV369 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V (± 0.9 V) and 5.5 V (± 2.75 V).

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors can react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. Use of a feedback capacitor assures stability and limits overshoot or gain peaking.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in Figure 15. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor R_I and the feedback resistor R_F .



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must also be considered. For instance, this application scales a signal of ± 0.5 V (1 V) to ± 1.8 V (3.6 V). Setting the supply at ± 2.5 V is sufficient to accommodate this application.

Typical Application (continued)

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using [Equation 1](#) and [Equation 2](#):

$$A_V = \frac{V_{OUT}}{V_{IN}} \quad (1)$$

$$A_V = \frac{1.8}{-0.5} = -3.6 \quad (2)$$

When the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures that the device does not draw too much current. The trade-off is that very large resistors (100s of kilohms) draw the smallest current but generate the highest noise. Very small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 k Ω for R_I , meaning 36 k Ω is used for R_F . These values are determined by [Equation 3](#):

$$A_V = -\frac{R_F}{R_I} \quad (3)$$

8.2.3 Application Curve





Figure 16. Inverting Amplifier Input and Output

8.3 System Examples

8.3.1 Battery Monitoring

The low operating voltage and quiescent current of the TLV369 series make the family an excellent choice for battery-monitoring applications, as shown in [Figure 17](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Battery Monitor

In this circuit, V_{STATUS} is high as long as the battery voltage remains above 2 V. A low-power reference is used to set the trip point. Resistor values are selected as follows:

1. Selecting R_F : Select R_F such that the current through R_F is approximately 1000 times larger than the maximum bias current over temperature, as given by [Equation 4](#):

$$\begin{aligned} R_F &= \frac{V_{REF}}{1000 (I_{BMAX})} \\ &= \frac{1.2 \text{ V}}{1000 (50 \text{ pA})} \\ &= 24 \text{ M}\Omega \approx 20 \text{ M}\Omega \end{aligned} \quad (4)$$

2. Choose the hysteresis voltage, V_{HYST} . For battery-monitoring applications, 50 mV is adequate.
3. Calculate R_1 as calculated by [Equation 5](#):

$$R_1 = R_F \left(\frac{V_{HYST}}{V_{BATT}} \right) = 20 \text{ M}\Omega \left(\frac{50 \text{ mV}}{2.4 \text{ V}} \right) = 420 \text{ k}\Omega \quad (5)$$

4. Select a threshold voltage for V_{IN} rising (V_{THRS}) = 2.0 V.
5. Calculate R_2 as given by [Equation 6](#):

$$\begin{aligned} R_2 &= \frac{1}{\left(\left(\frac{V_{THRS}}{V_{BATT}} \right) - \frac{1}{R_1} - \frac{1}{R_1} \right)} \\ &= \frac{1}{\left(\left(\frac{2 \text{ V}}{1.2 \text{ V} \times 420 \text{ k}\Omega} \right) - \frac{1}{420 \text{ k}\Omega} - \frac{1}{20 \text{ M}\Omega} \right)} \\ &= 650 \text{ k}\Omega \end{aligned} \quad (6)$$


6. Calculate R_{BIAS} : The minimum supply voltage for this circuit is 1.8 V. The REF1112 has a current requirement of 1.2 μ A (max). Providing the REF1112 with 2 μ A of supply current assures proper operation. Therefore, R_{BIAS} is as given by [Equation 7](#).

$$R_{BIAS} = \frac{V_{BATTMIN}}{I_{BIAS}} = \frac{1.8 \text{ V}}{2 \text{ }\mu\text{A}} = 0.9 \text{ M}\Omega \quad (7)$$

System Examples (continued)

8.3.2 Window Comparator

Figure 18 shows the TLV2369 used as a window comparator. The threshold limits are set by V_H and V_L , with V_H greater than V_L . When V_{IN} is less than V_H , the output of A1 is low. When V_{IN} is greater than V_L , the output of A2 is low. Therefore, both op amp outputs are at 0 V as long as V_{IN} is between V_H and V_L . This architecture results in no current flowing through either diode, Q1 is in cutoff, with the base voltage at 0 V, and V_{OUT} forced high.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. TLV2369 as a Window Comparator

If V_{IN} falls below V_L , the output of A2 is high, current flows through D2, and V_{OUT} is low. Likewise, if V_{IN} rises above V_H , the output of A1 is high, current flows through D1, and V_{OUT} is low. The window comparator threshold voltages are set as shown by Equation 8 and Equation 9:

$$V_H = \frac{R_2}{R_1 + R_2} \quad (8)$$

$$V_L = \frac{R_4}{R_3 + R_4} \quad (9)$$

9 Power Supply Recommendations

The TLV369 family is specified for operation from 1.8 V to 5.5 V (± 0.9 V to ± 2.75 V); many specifications apply from -40°C to $+125^\circ\text{C}$. The [Typical Characteristics](#) section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the [Absolute Maximum Ratings](#) table).

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement; see the [Layout Guidelines](#) section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*, [SLOA089](#).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep R_F and R_G close to the inverting input in order to minimize parasitic capacitance, as shown in [Figure 19](#).
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example




Figure 19. Operational Amplifier Board Layout for Noninverting Configuration




Figure 20. Schematic Representation of [Figure 19](#)

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

The following documents are relevant to using the TLVx369, and are recommended for reference and available for download at www.ti.com, unless otherwise noted.

- REF1112 Data Sheet, [SBOS283](#)
- *Circuit Board Layout Techniques*, [SLOA089](#)
- *Handbook of Operational Amplifier Applications*, [SBOA092](#)
- *Analog Engineer's Pocket Reference*, [SLWY038](#)

11.1.1.1 Related Links

[Table 1](#) lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV369	Click here	Click here	Click here	Click here	Click here
TLV2369	Click here	Click here	Click here	Click here	Click here

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV2369IDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13JV
TLV2369IDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13JV
TLV2369IDGKT	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13JV
TLV2369IDGKT.A	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13JV
TLV2369IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2369
TLV2369IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2369
TLV2369IDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2369
TLV2369IDRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2369
TLV369IDCKR	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K
TLV369IDCKR.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K
TLV369IDCKR.B	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K
TLV369IDCKT	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K
TLV369IDCKT.A	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K
TLV369IDCKT.B	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2369IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2369IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2369IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2369IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2369IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2369IDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV369IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV369IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2369IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV2369IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV2369IDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
TLV2369IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV2369IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV2369IDRG4	SOIC	D	8	2500	356.0	356.0	35.0
TLV369IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TLV369IDCKT	SC70	DCK	5	250	180.0	180.0	18.0

DGK0008A**PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



SOT - 1.1 max height

Technical drawing of a mechanical part showing three views: front, side, and top.

Front View Dimensions:

- Overall width: 2.4 (1.8)
- Overall height: 2.15 (1.85)
- Pin 1 Index Area (hatched)
- Feature 1: 1.3 (0.65)
- Feature 2: 1.3
- Feature 3: 1.3
- Feature 4: 1.3
- Feature 5: 1.3
- Feature 6: 1.4 (1.1)
- Feature 7: 1.1
- Feature 8: 1.3
- Feature 9: 1.3
- Feature 10: 1.3
- Feature 11: 1.3
- Feature 12: 1.3
- Feature 13: 1.3
- Feature 14: 1.3
- Feature 15: 1.3
- Feature 16: 1.3
- Feature 17: 1.3
- Feature 18: 1.3
- Feature 19: 1.3
- Feature 20: 1.3
- Feature 21: 1.3
- Feature 22: 1.3
- Feature 23: 1.3
- Feature 24: 1.3
- Feature 25: 1.3
- Feature 26: 1.3
- Feature 27: 1.3
- Feature 28: 1.3
- Feature 29: 1.3
- Feature 30: 1.3
- Feature 31: 1.3
- Feature 32: 1.3
- Feature 33: 1.3
- Feature 34: 1.3
- Feature 35: 1.3
- Feature 36: 1.3
- Feature 37: 1.3
- Feature 38: 1.3
- Feature 39: 1.3
- Feature 40: 1.3
- Feature 41: 1.3
- Feature 42: 1.3
- Feature 43: 1.3
- Feature 44: 1.3
- Feature 45: 1.3
- Feature 46: 1.3
- Feature 47: 1.3
- Feature 48: 1.3
- Feature 49: 1.3
- Feature 50: 1.3
- Feature 51: 1.3
- Feature 52: 1.3
- Feature 53: 1.3
- Feature 54: 1.3
- Feature 55: 1.3
- Feature 56: 1.3
- Feature 57: 1.3
- Feature 58: 1.3
- Feature 59: 1.3
- Feature 60: 1.3
- Feature 61: 1.3
- Feature 62: 1.3
- Feature 63: 1.3
- Feature 64: 1.3
- Feature 65: 1.3
- Feature 66: 1.3
- Feature 67: 1.3
- Feature 68: 1.3
- Feature 69: 1.3
- Feature 70: 1.3
- Feature 71: 1.3
- Feature 72: 1.3
- Feature 73: 1.3
- Feature 74: 1.3
- Feature 75: 1.3
- Feature 76: 1.3
- Feature 77: 1.3
- Feature 78: 1.3
- Feature 79: 1.3
- Feature 80: 1.3
- Feature 81: 1.3
- Feature 82: 1.3
- Feature 83: 1.3
- Feature 84: 1.3
- Feature 85: 1.3
- Feature 86: 1.3
- Feature 87: 1.3
- Feature 88: 1.3
- Feature 89: 1.3
- Feature 90: 1.3
- Feature 91: 1.3
- Feature 92: 1.3
- Feature 93: 1.3
- Feature 94: 1.3
- Feature 95: 1.3
- Feature 96: 1.3
- Feature 97: 1.3
- Feature 98: 1.3
- Feature 99: 1.3
- Feature 100: 1.3



Side View Dimensions:

- Overall width: 1.1 MAX
- Overall height: 0.1 C
- Feature 1: 1.1
- Feature 2: 1.1
- Feature 3: 1.1
- Feature 4: 1.1
- Feature 5: 1.1
- Feature 6: 1.1
- Feature 7: 1.1
- Feature 8: 1.1
- Feature 9: 1.1
- Feature 10: 1.1
- Feature 11: 1.1
- Feature 12: 1.1
- Feature 13: 1.1
- Feature 14: 1.1
- Feature 15: 1.1
- Feature 16: 1.1
- Feature 17: 1.1
- Feature 18: 1.1
- Feature 19: 1.1
- Feature 20: 1.1
- Feature 21: 1.1
- Feature 22: 1.1
- Feature 23: 1.1
- Feature 24: 1.1
- Feature 25: 1.1
- Feature 26: 1.1
- Feature 27: 1.1
- Feature 28: 1.1
- Feature 29: 1.1
- Feature 30: 1.1
- Feature 31: 1.1
- Feature 32: 1.1
- Feature 33: 1.1
- Feature 34: 1.1
- Feature 35: 1.1
- Feature 36: 1.1
- Feature 37: 1.1
- Feature 38: 1.1
- Feature 39: 1.1
- Feature 40: 1.1
- Feature 41: 1.1
- Feature 42: 1.1
- Feature 43: 1.1
- Feature 44: 1.1
- Feature 45: 1.1
- Feature 46: 1.1
- Feature 47: 1.1
- Feature 48: 1.1
- Feature 49: 1.1
- Feature 50: 1.1
- Feature 51: 1.1
- Feature 52: 1.1
- Feature 53: 1.1
- Feature 54: 1.1
- Feature 55: 1.1
- Feature 56: 1.1
- Feature 57: 1.1
- Feature 58: 1.1
- Feature 59: 1.1
- Feature 60: 1.1
- Feature 61: 1.1
- Feature 62: 1.1
- Feature 63: 1.1
- Feature 64: 1.1
- Feature 65: 1.1
- Feature 66: 1.1
- Feature 67: 1.1
- Feature 68: 1.1
- Feature 69: 1.1
- Feature 70: 1.1
- Feature 71: 1.1
- Feature 72: 1.1
- Feature 73: 1.1
- Feature 74: 1.1
- Feature 75: 1.1
- Feature 76: 1.1
- Feature 77: 1.1
- Feature 78: 1.1
- Feature 79: 1.1
- Feature 80: 1.1
- Feature 81: 1.1
- Feature 82: 1.1
- Feature 83: 1.1
- Feature 84: 1.1
- Feature 85: 1.1
- Feature 86: 1.1
- Feature 87: 1.1
- Feature 88: 1.1
- Feature 89: 1.1
- Feature 90: 1.1
- Feature 91: 1.1
- Feature 92: 1.1
- Feature 93: 1.1
- Feature 94: 1.1
- Feature 95: 1.1
- Feature 96: 1.1
- Feature 97: 1.1
- Feature 98: 1.1
- Feature 99: 1.1
- Feature 100: 1.1

Top View Dimensions:

- Overall width: 0.46 TYP
- Overall height: 0.26 TYP
- Feature 1: 0.15
- Feature 2: 0.15
- Feature 3: 0.15
- Feature 4: 0.15
- Feature 5: 0.15
- Feature 6: 0.15
- Feature 7: 0.15
- Feature 8: 0.15
- Feature 9: 0.15
- Feature 10: 0.15
- Feature 11: 0.15
- Feature 12: 0.15
- Feature 13: 0.15
- Feature 14: 0.15
- Feature 15: 0.15
- Feature 16: 0.15
- Feature 17: 0.15
- Feature 18: 0.15
- Feature 19: 0.15
- Feature 20: 0.15
- Feature 21: 0.15
- Feature 22: 0.15
- Feature 23: 0.15
- Feature 24: 0.15
- Feature 25: 0.15
- Feature 26: 0.15
- Feature 27: 0.15
- Feature 28: 0.15
- Feature 29: 0.15
- Feature 30: 0.15
- Feature 31: 0.15
- Feature 32: 0.15
- Feature 33: 0.15
- Feature 34: 0.15
- Feature 35: 0.15
- Feature 36: 0.15
- Feature 37: 0.15
- Feature 38: 0.15
- Feature 39: 0.15
- Feature 40: 0.15
- Feature 41: 0.15
- Feature 42: 0.15
- Feature 43: 0.15
- Feature 44: 0.15
- Feature 45: 0.15
- Feature 46: 0.15
- Feature 47: 0

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

D0008A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated