





TMUX1119 SCDS401C - DECEMBER 2018 - REVISED FEBRUARY 2024

TMUX1119 5-V, Low-Leakage-Current, 2:1 Precision Switch

1 Features

Wide supply range: 1.08V to 5.5V

Low leakage current: 3pA Low on-resistance: 1.8Ω Low charge injection: -6pC

-40°C to +125°C operating temperature

1.8V logic compatible

Fail-safe logic

Rail to rail operation

Bidirectional signal path

Break-before-make switching

ESD protection HBM: 2000V

2 Applications

- Ultrasound scanners
- Patient monitoring and diagnostics
- Blood glucose monitors
- Optical module
- **Optical transport**
- Remote radio units
- Data acquisition systems
- Semiconductor test equipment
- Factory automation and industrial controls
- Flow transmitters
- Programmable logic controllers (PLC)
- Analog input modules
- **Battery test**

3 Description


The TMUX1119 is a complementary metal-oxide semiconductor (CMOS) single-pole double-throw (2:1) switch. Wide operating supply of 1.08V to 5.5V allows for use in a broad array of applications from medical equipment to industrial systems. The device supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from GND to V_{DD} . All logic inputs have 1.8V logic compatible thresholds, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

The TMUX1119 is part of the precision switches and multiplexers family of devices. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 3nA and small package options enable use in portable applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TMUX1119	DCK (SC70, 6)	2mm × 2.1mm
TIMOXITIS	DBV (SOT-23, 6)	2.9mm × 2.8mm

- For more information, see Section 11
- The package size (length × width) is a nominal value and includes pins, where applicable.








Table of Contents

1 Features1	6.9 Bandwidth	. 17
2 Applications1	7 Detailed Description	18
3 Description1	7.1 Overview	. 18
4 Pin Configuration and Functions2	7.2 Functional Block Diagram	18
5 Specifications3	7.3 Feature Description	18
5.1 Absolute Maximum Ratings3	7.4 Device Functional Modes	20
5.2 ESD Ratings3	7.5 Truth Tables	. 20
5.3 Recommended Operating Conditions3	8 Application and Implementation	21
5.4 Thermal Information4	8.1 Application Information	. 21
5.5 Electrical Characteristics (V _{DD} = 5V ±10 %)4	8.2 Typical Application	. 21
5.6 Electrical Characteristics (V _{DD} = 3.3V ±10 %)5	8.3 Power Supply Recommendations	22
5.7 Electrical Characteristics (V _{DD} = 1.8V ±10 %)7	8.4 Layout	. 22
5.8 Electrical Characteristics (V _{DD} = 1.2V ±10 %)8	9 Device and Documentation Support	24
6 Parameter Measurement Information13	9.1 Documentation Support	. 24
6.1 On-Resistance13	9.2 Receiving Notification of Documentation Updates	24
6.2 Off-Leakage Current13	9.3 Support Resources	. 24
6.3 On-Leakage Current14	9.4 Trademarks	24
6.4 Transition Time14	9.5 Electrostatic Discharge Caution	24
6.5 Break-Before-Make15	9.6 Glossary	24
6.6 Charge Injection15	10 Revision History	. 24
6.7 Off Isolation16	11 Mechanical, Packaging, and Orderable	
6.8 Crosstalk16	Information	. 25

4 Pin Configuration and Functions



Figure 4-1. DCK Package, 6-Pin SC70 (Top View) Figure 4-2. DBV Package, 6-Pin SOT-23 (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	TIPE\/	DESCRIPTION
SEL	1	I	Select pin: controls state of the switch according to Table 7-1. (Logic Low = S1 to D, Logic High = S2 to D)
VDD	2	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between V_{DD} and GND.
GND	3	Р	Ground (0V) reference
S1	4	I/O	Source pin 1. Can be an input or output.
D	5	I/O	Drain pin. Can be an input or output.
S2	6	I/O	Source pin 2. Can be an input or output.

(1) I = input, O = output, I/O = input and output, P = power

Submit Document Feedback



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	6	V
V _{SEL} or V _{EN}	Logic control input pin voltage (SEL)	-0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (SEL)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, D)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	I _{DC} ± 10 % ⁽³⁾	I _{DC} ± 10 % ⁽³⁾	mA
Is or I _{D (PEAK)}	Source and drain peak current: (1 ms period maximum, 10% duty cycle maximum) (Sx, D)	lpeak ± 10 % ⁽³⁾	Ipeak ± 10 % ⁽³⁾	mA
T _{stg}	Storage temperature	-65	150	°C
P _{tot}	Total power dissipation ^{(4) (5)}		300	mW
T _J	Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) Refer to Recommended Operating Conditions for I_{DC} and I_{Peak} ratings
- (4) For DCK(SC70) package: P_{tot} derates linearly above TA=77°C by 4.11mW/°C
- (5) For DGS(SOT-23) package: Ptot derates linearly above TA=86°C by 4.71mW/°C

5.2 ESD Ratings

			VALUE	UNIT
V	Charles Additional and a	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage		1.08		5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin)	(Sx, D)	0		V_{DD}	V
V _{SEL}	Logic control input pin voltage (SEL)		0		5.5	V
T _A	Ambient temperature		-40		125	°C
		Tj = 25°C		150		
	Continuous current through quitch	Tj = 85°C		120		mA
I _{DC}	Continuous current through switch	Tj = 125°C		60		mA
		Tj = 130°C		0 V _{DD} 0 5.5 40 125 150 120	mA	
		Tj = 25°C		1.08 5.5 0 V _{DI} 0 5.5 -40 125 150 120 60 50 300 300 180		mA
	Peak current through switch(1 ms period maximum,	Tj = 85°C		300		mA
I _{peak}	10% duty cycle maximum)	Tj = 125°C		180		mA
		Tj = 130°C		0 V 0 3 -40 1 150 120 60 50 300 300 180		mA

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



5.4 Thermal Information

		TMU		
	THERMAL METRIC(1)	DCK (SC70)	DBV (SOT-23)	UNIT
		6 PINS	6 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	243.1	212.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	206.0	156.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	128.3	96.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	107.8	80.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	128.0	96.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics (V_{DD} = 5V ±10 %)

At $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		1.8	4	Ω
R_{ON}	On-resistance	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			4.5	Ω
		Refer to Section 6.1	-40°C to +125°C			4.9	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10mA	-40°C to +85°C			0.4	Ω
	Charmois	Refer to Section 6.1	-40°C to +125°C			0.5	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.85		Ω
R _{ON} FLAT	On-resistance flatness	I _{SD} = 10mA	-40°C to +85°C			1.4	Ω
FLAI		Refer to Section 6.1	-40°C to +125°C			4.9 3 0.4 0.5 1.4 1.6 0.08 0.3 0.9 3 0.95 1 0.1 0.35 2	Ω
		V _{DD} = 5V	25°C	-0.08	±0.005	0.08	nΑ
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off $V_D = 4.5V / 1.5V$ $V_S = 1.5V / 4.5V$ Refer to Section 6.2	-40°C to +85°C	-0.3		0.3	nΑ
			-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 5V	25°C	-0.025	±0.003	0.025	nA
I _{D(ON)}	Channel on leakage current	Switch On $V_D = V_S = 2.5V$	-40°C to +85°C	-0.3		0.3	nA
I _{S(ON)}		Refer to Section 6.3	-40°C to +125°C	-0.95		0.95	nA
		V _{DD} = 5V	25°C	-0.1	±0.01	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On $V_D = V_S = 4.5 \text{V} / 1.5 \text{V}$	-40°C to +85°C	-0.35	-	0.35	nA
I _{S(ON)}		Refer to Section 6.3	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
V _{IH}	Input logic high		-40°C to +125°C	1.49		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.87	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF

5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (continued)

At $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
POWE	R SUPPLY						
	V	La via investa OV an E EV	25°C		0.003		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			1	μA
DYNAN	IIC CHARACTERISTICS			•			
		V _S = 3V	25°C		12		ns
t _{TRAN}	Switching time between channels	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			18	ns
		Refer to Section 6.4	-40°C to +125°C			19	ns
		V _S = 3V	25°C		8		ns
t _{open} (BBM)	Break before make time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Section 6.5	-40°C to +125°C	1			ns
Q _C	Charge Injection	$V_D = 1V$ $R_S = 0\Omega$, $C_L = 1$ nF Refer to Section 6.6	25°C		-6		pC
		$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.7	25°C		-65		dB
O _{ISO}	Off Isolation	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.7	25°C		-45		dB
V	Connectelle	$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.8	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.8	25°C		– 45		dB
BW	Bandwidth	$R_L = 50\Omega$, $C_L = 5pF$ Refer to Section 6.9	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		20		pF

⁽¹⁾ When V_S is 4.5V, V_D is 1.5V, and vice versa.

5.6 Electrical Characteristics ($V_{DD} = 3.3V \pm 10 \%$)

At $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT			
ANALOG SWITCH										
		$V_S = 0V \text{ to } V_{DD}$	25°C		3.7	8.8	Ω			
R_{ON}	On-resistance	I _{SD} = 10mA Refer to Section 6.1	-40°C to +85°C			9.5	Ω			
			-40°C to +125°C			9.8	Ω			
	V ₂ = 0V to V ₂ =	$V_S = 0V \text{ to } V_{DD}$	25°C		0.13		Ω			
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10mA Refer to Section 6.1	-40°C to +85°C			0.4	Ω			
	Grameis		-40°C to +125°C			0.5	Ω			
		$V_S = 0V \text{ to } V_{DD}$	25°C		1.9		Ω			
R _{ON}	On-resistance flatness	I _{SD} = 10mA Refer to Section 6.1	-40°C to +85°C		2		Ω			
FLAT			-40°C to +125°C		2.2		Ω			

Copyright © 2024 Texas Instruments Incorporated



5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %) (continued)

At $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _{DD} = 3.3V	25°C	-0.05	±0.001	0.05	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off V _D = 3V / 1V	–40°C to +85°C	-0.1		0.1	nA
· 5(UFF)	222.55 on isanago ourione	V _S = 1V / 3V Refer to Section 6.2	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	Switch On $V_D = V_S = 3V / 1V$	-40°C to +85°C	-0.35		0.35	nA
·3(ON)		Refer to Section 6.3	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
V_{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V_{IL}	Input logic low		-40°C to +125°C	0		8.0	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
l _{IH} I _{IL}	Input leakage current		-40°C to 125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY						
1	V cumply current	Logic inputs = 0V or 5.5V	25°C		0.003		μA
I _{DD}	V _{DD} supply current	Logic inputs – 00 of 5.50	-40°C to +125°C			0.8	μΑ
DYNAN	IIC CHARACTERISTICS						
		V _S = 2V	25°C		14		ns
t _{TRAN}	Switching time between channels	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			20	ns
		Refer to Section 6.4	-40°C to +125°C			21	ns
_		V _S = 2V	25°C		9		ns
t _{OPEN}	Break before make time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Section 6.5	-40°C to +125°C	1			ns
Q _C	Charge Injection	$V_D = 1V$ $R_S = 0\Omega$, $C_L = 1$ nF Refer to Section 6.6	25°C		-6		рС
0		$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.7	25°C		-65		dB
O _{ISO}	Off Isolation	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.7	25°C		-45		dB
·	Connectable	$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.8	25°C		– 65		dB
X _{TALK}	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.8	25°C		-45		dB
BW	Bandwidth	$R_L = 50\Omega$, $C_L = 5pF$ Refer to Section 6.9	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		20		pF

⁽¹⁾ When V_S is 3V, V_D is 1V, and vice versa.



5.7 Electrical Characteristics ($V_{DD} = 1.8V \pm 10 \%$)

At $T_A = 25^{\circ}C$, $V_{DD} = 1.8V$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		40		Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			80	Ω
		Refer to Section 6.1	-40°C to +125°C			80	Ω
		V _S = 0V to V _{DD}	25°C		0.4		Ω
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10mA	–40°C to +85°C			1.5	Ω
	Chambis	Refer to Section 6.1	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.98V	25°C	-0.05	±0.003	0.05	nA
Source off leakage cur	Source off leakage current ⁽¹⁾	Switch Off $V_D = 1.62V / 1V$	–40°C to +85°C	-0.1		0.1	nA
	Course on Isahage sament	V _S = 1V / 1.62V Refer to Section 6.2	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 1.98V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$ $I_{S(ON)}$	Channel on leakage current	Switch On $V_D = V_S = 1.62V / 1V$	-40°C to +85°C	-0.5		0.5	nA
'S(ON)		Refer to Section 6.3	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)		1				
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWE	R SUPPLY		•				
	V cumply current	Logic inputs = 0V or 5.5V	25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic inputs – 0V of 5.5V	-40°C to +125°C			0.85	μΑ
DYNAN	MIC CHARACTERISTICS						
		V _S = 1V	25°C		28		ns
t _{TRAN}	Transition time between channels	$R_L = 200\Omega, C_L = 15pF$	–40°C to +85°C			44	ns
		Refer to Section 6.4	-40°C to +125°C			44	ns
		V _S = 1V	25°C		16		ns
t _{open} (BBM)	Break before make time	$R_{L} = 200\Omega$, $C_{L} = 15pF$	–40°C to +85°C	1			ns
(DDIVI)		Refer to Section 6.5	–40°C to +125°C	1			ns
Q _C	Charge Injection	$V_D = 1V$ $R_S = 0\Omega$, $C_L = 1$ nF Refer to Section 6.6	25°C		-3		рС
0	Off Irelation	R _L = 50Ω, C _L = 5pF f = 1MHz Refer to Section 6.7	25°C		-65		dB
O _{ISO}	Off Isolation	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.7	25°C		-45		dB

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



5.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %) (continued)

At $T_A = 25$ °C, $V_{DD} = 1.8V$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
X _{TALK}	Connectable	$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.8	25°C		-65		dB
	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.8	25°C		– 45		dB
BW	Bandwidth	$R_L = 50\Omega$, $C_L = 5pF$	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		20		pF

⁽¹⁾ When V_S is 1.62V, V_D is 1V, and vice versa.

5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		70		Ω
R _{ON}	On-resistance	I _{SD} = 10mA	-40°C to +85°C			105	Ω
		Refer to Section 6.1	-40°C to +125°C			105	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.4		Ω
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10mA	-40°C to +85°C			1.5	Ω
	Chamieis	Refer to Section 6.1	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.32V	25°C	-0.05	±0.003	0.05	nA
lovores	Source off leakage current ⁽¹⁾	Switch Off V _D = 1V / 0.8V	-40°C to +85°C	-0.1		0.1	nA
I _{S(OFF)}	Source of leakage current	$V_S = 0.8V / 1V$ Refer to Section 6.2	-40°C to +125°C	-0.5		0.5	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
		Switch On $V_D = V_S = 1V / 0.8V$	-40°C to +85°C	-0.5		0.5	nA
		Refer to Section 6.3	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
V _{IH}	Input logic high		-40°C to +125°C	0.96		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWE	RSUPPLY						
1	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C		0.003		μΑ
I _{DD}	V _{DD} supply current	Logic inputs – 07 of 5.57	-40°C to +125°C			0.7	μΑ
DYNAN	IIC CHARACTERISTICS					,	
		V _S = 1V	25°C		55		ns
t _{TRAN}	Transition time between channels	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			190	ns
		Refer to Section 6.4	-40°C to +125°C			190	ns

5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %) (continued)


At $T_A = 25$ °C, $V_{DD} = 1.2V$ (unless otherwise noted).


	PARAMETER	TEST CONDITIONS	TEST CONDITIONS TA				UNIT
		V _S = 1V	25°C		28		ns
t _{OPEN}	Break before make time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Section 6.5	-40°C to +125°C	1			ns
Q _C	Charge Injection	$V_D = 1V$ $R_S = 0\Omega$, $C_L = 1$ nF Refer to Section 6.6	25°C	-2			рС
O _{ISO} Off Isolation	Off Inclotion	$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.7	25°C		-65		dB
	Oil isolation	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Section 6.7	25°C		-45		dB
		$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Section 6.8	25°C	-6			dB
X _{TALK}	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz		-45		dB	
BW	Bandwidth	$R_L = 50\Omega$, $C_L = 5pF$	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		20		pF

⁽¹⁾ When V_S is 1V, V_D is 0.8V, and vice versa.

Typical Characteristics

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)






Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



Typical Characteristics

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)




Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



Typical Characteristics

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)




Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



Typical Characteristics

at $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted)





6 Parameter Measurement Information

6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 6-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 6-1. On-Resistance Measurement Setup

6.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

The setup used to measure off-leakage current is shown in Figure 6-2.




Figure 6-2. Off-Leakage Measurement Setup



6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 6-3. On-Leakage Measurement Setup

6.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure transition time, denoted by the symbol $t_{TRANSITION}$.




Figure 6-4. Transition-Time Measurement Setup

Product Folder Links: TMUX1119

Copyright © 2024 Texas Instruments Incorporated

6.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-5 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 6-5. Break-Before-Make Delay Measurement Setup

6.6 Charge Injection

The TMUX1119 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C. Figure 6-6 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




Figure 6-6. Charge-Injection Measurement Setup

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



6.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 6-7 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 6-7. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)

6.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 6-8 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 6-8. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)

6.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 6-9 shows the setup used to measure bandwidth.




Figure 6-9. Bandwidth Measurement Setup

7 Detailed Description

7.1 Overview

The TMUX1119 is an 2:1, 1-ch. (SPDT), analog switch where the input is controlled with a single select (SEL) control pin.

7.2 Functional Block Diagram




Figure 7-1. TMUX1119 Functional Block Diagram

7.3 Feature Description

7.3.1 Bidirectional Operation

The TMUX1119 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device has very similar characteristics in both directions and supports both analog and digital signals.

7.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1119 ranges from GND to V_{DD}.

7.3.3 1.8V Logic Compatible Inputs

The TMUX1119 has 1.8V logic compatible control for the logic control input (SEL). The logic input threshold scales with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allow the TMUX1119 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations refer to Simplifying Design with 1.8V logic Muxes and Switches

7.3.4 Fail-Safe Logic

The TMUX1119 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pin of the TMUX1119 to be ramped to 5.5V while $V_{DD} = 0V$. Additionally, the feature enables operation of the TMUX1119 with $V_{DD} = 1.2V$ while allowing the select pin to interface with a logic level of another device up to 5.5V.

Product Folder Links: TMUX1119

Copyright © 2024 Texas Instruments Incorporated

7.3.5 Ultra-Low Leakage Current

The TMUX1119 provides extremely low on-leakage and off-leakage currents. The TMUX1119 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 7-2 shows typical leakage currents of the TMUX1119 versus temperature.




Figure 7-2. Leakage Current vs Temperature

7.3.6 Ultra-Low Charge Injection

The TMUX1119 has a transmission gate topology, as shown in Figure 7-3. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 7-3. Transmission Gate Topology

The TMUX1119 has special charge-injection cancellation circuitry that reduces the drain-to-source charge injection to -6pC at V_D = 1V as shown in Figure 7-4.




Figure 7-4. Charge Injection vs Drain Voltage

7.4 Device Functional Modes

The select (SEL) pin of the TMUX1119 controls which switch is connected to the drain of the device. When a given input is not selected, that source pin is in high impedance mode (HI-Z). The control pins can be as high as 5.5V.

7.5 Truth Tables

Table 7-1. TMUX1119 Truth Table

CONTROL LOGIC (SEL)	Selected Source (Sx) Connected To Drain (D) Pin
0	S1
1	S2

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMUX11xx family offers ultra-low input and output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX1119 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

8.2 Typical Application

Figure 8-1 shows an ultrasonic gas meter front end. The ultrasonic front end design utilizes time of flight (TOF) measurement to determine the amount of gas flowing in a pipe. The circuit utilizes the MSP430FR5994, two ultra low power operational amplifiers, OPA835 and OPA836, along with two TMUX1119, 2:1 precision switches.




Figure 8-1. Ultrasonic Gas Meter System

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

PARAMETERS	VALUES			
Supply (V _{DD})	5V			
I/O signal range	0V to V _{DD} (Rail to Rail)			
Control logic thresholds	1.8V compatible			
Single-shot standard deviation (STD)	<2ns			
Zero-flow drift (ZFD)	<1ns			

8.2.2 Detailed Design Procedure

The TMUX1119 can be operated without any external components except for the supply decoupling capacitors. All inputs passing through the switch must fall within the recommend operating conditions of the TMUX1119, including signal range and continuous current. For this design with a supply of 5V the signal range can be 0V to 5V, and the maximum continuous current can be 30mA.

The TMUX1119 device is a bidirectional, single-pole double-throw (SPDT) switch that offers low on-resistance, low leakage, and low power. These features make this device suitable for portable and power sensitive applications such as ultrasonic gas metering systems. The two TMUX1119 devices are used to switch the transmission and reception signals from the MCU to the two transceivers in an efficient manner without distortion. Exceptional on-resistance flatness, leakage performance, and charge injection allows the TMUX1119 to be utilized in place of the TS5A9411 in *Ultrasonic Gas Meter Front-End With MSP430™ Reference Design*. For a more detailed analysis of the entire system refer to the *reference design*.

8.2.3 Application Curve

The TMUX1119 is capable of switching signals with minimal distortion because of the ultra-low leakage currents and excellent On-resistance flatness. Figure 8-2 shows how the on-resistance of the TMUX1119 varies with different supply voltages.




Figure 8-2. On-Leakage vs Source or Drain Voltage

8.3 Power Supply Recommendations

The TMUX1119 operates across a wide supply range of 1.08V to 5.5V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

8.4 Layout

8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This

increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 8-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 8-4 shows an example of a PCB layout with the TMUX1119. Some key considerations are as follows:

- Decouple the V_{DD} pin with a 0.1µF capacitor, placed as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
 possible, and only make perpendicular crossings when necessary.

8.4.2 Layout Example




Figure 8-4. TMUX1119 Layout Example



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Ultrasonic Gas Meter Front-End With MSP430™ Reference Design.
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2020) to Revision C (February 2024)	Page
Updated Is or Id (Continuous Current) values	
Added Ipeak values to Recommended Operating Conditions table	
Changes from Revision A (November 2019) to Revision B (May 2020)	Page
Changed status of DBV package From: Product Preview To: Production Data	
Added Thermal information for DBV package	



CI	hanges from Revision * (December 2018) to Revision A (November 2019)	Page
•	Changed the data sheet title From: Precision Analog Multiplexer To: Precision Switch	1
•	Changed the Applications list	1
	Changed Thermal Information for DCK package	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUX1119DBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26HT
TMUX1119DBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26HT
TMUX1119DCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1DF
TMUX1119DCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DF
TMUX1119DCKRG4	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DF
TMUX1119DCKRG4.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DF

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1119DBVR	SOT-23	DBV	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TMUX1119DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TMUX1119DCKR	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TMUX1119DCKRG4	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1119DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TMUX1119DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TMUX1119DCKR	SC70	DCK	6	3000	183.0	183.0	20.0
TMUX1119DCKRG4	SC70	DCK	6	3000	180.0	180.0	18.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated