











TS5A23167

SCDS195C -MAY 2005-REVISED MARCH 2019

TS5A23167 0.9- Ω dual SPST analog switch 5-V, 3.3-V 2-channel analog switch

Features

- Isolation in Powered-Off Mode, $V_{+} = 0$
- Low ON-State Resistance (0.9 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model(A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Applications

- Cell Phones
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- **Communication Circuits**
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

3 Description

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ONstate resistance. The device has excellent total harmonic distortion (THD) performance consumes very low power. These features make this device suitable for portable audio applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
T05 A00467	VSSOP (8)	2.30 mm × 2.00 mm
TS5A23167	DSBGA (8)	1.25 mm × 2.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	7	Parameter Measurement Information	15
2	Applications 1	8	Detailed Description	19
3	Description 1		8.1 Overview	
4	Revision History2		8.2 Functional Block Diagram	19
5	Pin Configuration and Functions		8.3 Feature Description	
6	Specifications4		8.4 Device Functional Modes	19
U	6.1 Absolute Maximum Ratings	9	Application and Implementation	20
	6.2 ESD Ratings		9.1 Application Information	
	6.3 Recommended Operating Conditions		9.2 Typical Application	
	6.4 Thermal Information	10	Power Supply Recommendations	
	6.5 Electrical Characteristics for 5-V Supply	11	Layout	
	6.6 Electrical Characteristics for 5-V Supply (continued)		11.1 Layout Guidelines	<mark>2</mark> 1
	6.7 Electrical Characteristics for 3.3-V Supply	12		
	6.8 Electrical Characteristics for 3.3-V Supply (continued)		12.1 Device Support12.2 Receiving Notification of Documentation Up12.3 Community Resources	22 dates 23
	6.10 Electrical Characteristics for 2.5-V Supply (continued)		12.4 Trademarks	23
	6.12 Electrical Characteristics for 1.8-V Supply (continued)	13	12.6 Glossary Mechanical, Packaging, and Orderable Information	
	6.13 Typical Characteristics		IIIOIIIIauoii	20


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (January 2019) to Revision C	Page
•	Changed pins NO1 and NO2 To: NC1 and NC2 in the Simplified Schematic	1
•	Changed pins NO1 and NO2 To: NC1 and NC2 in the Functional Block Diagram	19
•	Changed L From: Off To: On in Table 1	19
<u>•</u>	Changed H From: On To: Off in Table 1	19
C	hanges from Revision A (September 2012) to Revision B	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functions, Application and Implementation section, Power Supply Recommendations section, Layout section, Deand Documentation Support section, and Mechanical, Packaging, and Orderable Information section	evice
•	Changed the DSBGA package pin numbers	3
C	hanges from Original (May 2005) to Revision A	Page
•	Updated package options information	1



5 Pin Configuration and Functions





Pin Functions

	PIN		TVDE	DESCRIPTION
NAME	DCU NO.	DSBGA NO.	TYPE	DESCRIPTION
NC1	1	A1	I/O	Normally closed
COM1	2	B1	I/O	Common
IN2	3	C1	GND	Digital control pin to connect COM to NC
GND	4	D1	I	Digital ground
NC2	5	D2	I	Normally closed
COM2	6	C2	I/O	Common
IN1	7	B2	I/O	Digital control pin to connect COM to NC
V+	8	A2	PWR	Power Supply



6 Specifications

6.1 Absolute Maximum Ratings (1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.5	6.5	V
$V_{NC} \ V_{COM}$	Analog voltage range ⁽³⁾ (4) (5)		-0.5	V ₊ + 0.5	V
I_{K}	Analog port diode current	V_{NC} , $V_{COM} < 0$	-50		mA
I _{NC}	On-state switch current	Vuo Voou = 0 to V	-200	200	A
I _{COM}	On-state peak switch current (6)	V_{NC} , $V_{COM} = 0$ to V_+	-400	400	mA
V_{I}	Digital input voltage range (3) (4)		-0.5	6.5	V
I_{IK}	Digital clamp current	V ₁ < 0	-50		mA
I ₊	Continuous current through V+			100	mA
I _{GND}	Continuous current through GND		-100	100	mA
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	+2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	+1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage	0	V ₊	V
V ₊	Supply voltage	1.65	5.5	V
VI	Control Input Voltage	0	5.5	V
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

		TS5A	23166	
	THERMAL METRIC ⁽¹⁾	DCU (VSSOP)	YZP (DSBGA)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	212.2	98.0	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	77.6	1.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.7	26.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.1	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.1	26.7	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.



6.5 Electrical Characteristics for 5-V Supply⁽¹⁾

 $V_{\star} = 4.5 \text{ V}$ to 5.5 V_{\star} $T_{\diamond} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	${\sf V_{COM}}, {\sf V_{NC}}$					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		0.9	1.1	Ω
ON-state resistance	r _{on}	V _{NC} = 2.5 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	4.5 V		0.75	0.9	Ω
ON-state resistance match between channels	$\Delta r_{\sf on}$	V _{NC} = 2.5 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	4.5 V		0.04	0.1	Ω
ON-state resistance		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.2	-	
flatness	r _{on(flat)}	V _{NC} = 1 V, 1.5 V, 2.5 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	4.5 V		0.15	0.25 0.25	Ω
		$V_{NC} = 1 V$		25°C		0 V	4	20	
NC OFF leakage current	I _{NC(OFF)}	$V_{\text{COM}} = 4.5 \text{ V},$ or $V_{\text{NC}} = 4.5 \text{ V},$ $V_{\text{COM}} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	5.5 V	-150	<u> </u>	150	nA
-	I _{NC(PWROFF)}	$V_{NC} = 0 \text{ to } 5.5 \text{ V},$ $V_{COM} = 5.5 \text{ V to } 0,$	Switch OFF, See Figure 14	25°C Full	0 V	-10 -50	0.2	10 50	μΑ
		V _{COM} = 1 V,		25°C		0 V	4	20	
COM OFF leakage current	I _{COM(OFF)}	$V_{NC} = 4.5 \text{ V},$ or $V_{COM} = 4.5 \text{ V},$ $V_{NC} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	5.5 V	-150		150	nA
		$V_{COM} = 0 \text{ to } 5.5 \text{ V},$	Switch OFF,	25°C	0 V	-10	0.2	10	^
	I _{COM(PWROFF)}	$V_{NC} = 5.5 \text{ V to } 0,$	See Figure 14	Full	0 0	-50		50	μА
		$V_{NC} = 1 V$		25°C		– 5	0.4	5	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 4.5 \text{ V},$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	5.5 V	-50		50	nA
		$V_{COM} = 1 V$,		25°C		-5	0.4	5	
COM ON leakage current		Switch ON, See Figure 15	Full	5.5 V	-50		50	nA	
Digital Control Input	s (IN1, IN2) ⁽²⁾	•		•					
Input logic high	V_{IH}			Full		2.4		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	5.5 V	-2	0.3	2	nA
current	'IH' 'IL	V = 0.0 V 01 0		Full	الد الد	-20		20	ш

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.6 Electrical Characteristics for 5-V Supply⁽¹⁾ (continued)

 $V_{+} = 4.5 \text{ V to } 5.5 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic		,			-			•	
		V V	0 25 -5	25°C	5 V	1	4.5	7.5	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	1		9	ns
		., .,	0 05 5	25°C	5 V	4.5	8	11	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	3.5		13	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0$,	C _L = 1 nF, See Figure 21	25°C	5 V		6		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	5 V		19		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	5 V		18		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	5 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 20	25°C	5 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	5 V		0.00 5		%
Supply				•	•			•	
Positive supply		V V or CND	Switch ON or OFF	25°C	F.F.V		0.01	0.1	^
current	1+	$v_1 = v_+$ or GND,	SWILCH ON OF OFF	Full	5.5 V			1	μΑ
	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF		5.5 V		U.C	<i>'</i>	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Submit Documentation Feedback

Copyright © 2005–2019, Texas Instruments Incorporated



6.7 Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{\bullet} = 3 \text{ V to } 3.6 \text{ V}$. $T_{\bullet} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T_A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NC}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V		1.3	1.6 1.8	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C	3 V		1.1	1.5	Ω
ON-state resistance		$V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	Full 25°C			0.04	0.1	
match between channels	Δr _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	3 V			0.1	Ω
ON-state resistance	_	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C	2.1/		0.3		0
flatness	r _{on(flat)}	$V_{NC} = 2 \text{ V}, 0.8 \text{ V},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V		0.15	0.25	Ω
		V _{NC} = 1 V,		25°C		-5	0.5	5.25	
NC OFF leakage current	I _{NC(OFF)}	V _{COM} = 3 V, or V _{NC} = 3 V, V _{COM} = 1 V,	Switch OFF, See Figure 14	Full	3.6 V	-50		50	nA
-	I _{NC(PWROFF)}	$V_{NC} = 0 \text{ to } 3.6 \text{ V},$ $V_{COM} = 3.6 \text{ V to } 0,$	Switch OFF, See Figure 14	25°C Full	0 V	-5 -25	0.1	5 25	μА
		V _{COM} = 1 V,		25°C		- 5	0.5	5	
COM OFF leakage current	I _{COM(OFF)}	V _{NC} = 3 V, or V _{COM} = 3 V, V _{NC} = 1 V,	Switch OFF, See Figure 14	Full	3.6 V	-50		50	nA
		$V_{COM} = 0 \text{ to } 3.6 \text{ V},$	Switch OFF,	25°C	0 V	-5	0.1	5	μА
	ICOM(PWROFF)	$V_{NC} = 3.6 \text{ V to 0},$	See Figure 14	Full	U V	-25		25	μА
		$V_{NC} = 1 V$		25°C		-2	0.3	2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
		$V_{COM} = 1 V$		25°C		-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	V _{NC} = Open, or V _{COM} = 3 V, V _{NC} = Open,	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		2		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage current	 ₁₁₂ , ₁₁	V _I = 5.5 V or 0		25°C	3.6 V	-2	0.3	2	nA
inpat lounage outfort	I _{IH} , I _{IL}	1 H, 1 L V = 5.5 V 01 U	Full	0.0 0	-20		20	117 (

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.8 Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic									
		V - V	C _ 25 pE	25°C	3.3 V	1.5	5	9.5	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	1.0		10	ns
		V V	O 35 ~ F	25°C	3.3 V	4.5	8.5	11	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	3		12.5	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 1 \text{ nF},$ See Figure 21	25°C	3.3 V		6		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		36		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	3.3 V		36		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	3.3 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	3.3 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	3.3 V		0.01		%
Supply									
Positive supply		$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	3.6 V		0.001	0.05	^
current	I ₊	v ₁ = v ₊ or GND,	SWILCH ON OF OFF	Full	3.0 V			0.3	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Submit Documentation Feedback

Copyright © 2005–2019, Texas Instruments Incorporated



6.9 Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{\Delta} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T _A	٧,	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NC}				2.3 V	0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		1.8	2.4	Ω
ON-state resistance	r _{on}	$V_{NC} = 2 V,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		1.2	2.1	Ω
ON-state resistance match between	Δr_{on}	V _{NC} = 2 V, 0.8 V,	Switch ON,	25°C	2.3 V		0.04	0.15	Ω
channels		$I_{COM} = -100 \text{ mA},$ $0 \le V_{NC} \le V_{+},$	See Figure 13 Switch ON,	Full 25°C			0.7	0.15	
ON-state resistance flatness	r _{on(flat)}	$I_{COM} = -100 \text{ mA},$ $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	See Figure 13 Switch ON,	25°C	2.3 V		0.7	0.6	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 13	Full				0.6	
NC OFF leakage current	I _{NC(OFF)}	$V_{NC} = 1 \text{ V},$ $V_{COM} = 3 \text{ V},$ or $V_{NC} = 3 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 14	25°C Full	2.7 V	-5 -50	0.3	50	nA
	I _{NC(PWROFF)}	$V_{NC} = 0 \text{ to } 3.6 \text{ V},$ $V_{COM} = 3.6 \text{ V to } 0,$	Switch OFF, See Figure 14	25°C Full	0 V	-2 -15	0.05	2 15	μΑ
		V _{COM} = 1 V,		25°C		-5	0.3	5	
COM OFF leakage current	I _{COM(OFF)}	$V_{NC} = 3 V$, or $V_{COM} = 3 V$, $V_{NC} = 1 V$,	Switch OFF, See Figure 14	Full	2.7 V	-50		50	nA
	I _{COM(PWROFF)}	$V_{COM} = 0 \text{ to } 3.6 \text{ V},$ $V_{NC} = 3.6 \text{ V to } 0,$	Switch OFF, See Figure 14	25°C Full	0 V	-2 -15	0.05	2 15	μА
		$V_{NC} = 0.0 \text{ V} \cdot 10^{-0.0}$	Coo i iguio i i	25°C		-15 -2	0.3	2	
NC ON leakage current	I _{NC(ON)}	V _{COM} = Open, or V _{NC} = 3 V, V _{COM} = Open,	Switch ON, See Figure 15	Full	2.7 V	-20	0.0	20	nA
COM ON leakage current	Ісом(оп)	$ \begin{aligned} &V_{COM} = 1 \text{ V}, \\ &V_{NC} = \text{Open}, \\ &\text{or} \\ &V_{COM} = 3 \text{ V}, \\ &V_{NC} = \text{Open}, \end{aligned} $	Switch ON, See Figure 15	25°C Full	2.7 V	-2 -20	0.3	20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		1.8	-	5.5	V
Input logic low	V _{IL}			Full		0		0.6	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	2.7 V	-2 -20	0.3	20	nA

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.10 Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T_A	V+	MIN	TYP	MAX	UNIT	
Dynamic										
		\/ - \/	$C_1 = 35 \text{ pF},$	25°C	2.5 V	2	6	10		
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	See Figure 17	Full	2.3 V to 2.7 V	1		12	ns	
		\/ \/	0 25 - 5	25°C	2.5 V	4.5	8	12.5		
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	3		15	ns	
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	2.5 V		4		рС	
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		19.5		pF	
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18.5		pF	
NC ON capacitance	C _{NC(ON)}	V _{NC} = V ₊ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF	
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF	
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	2.5 V		2		pF	
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.5 V		150		MHz	
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	2.5 V		-62		dB	
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB	
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	2.5 V		0.02		%	
Supply					•			•		
Positive supply		V V or CND	Switch ON or OFF	25°C	271/		0.001	0.02		
current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	2.7 V			0.25	μΑ	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

O Submit Documentation Feedback

Copyright © 2005–2019, Texas Instruments Incorporated



6.11 Electrical Characteristics for 1.8-V Supply⁽¹⁾

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted))

PARAMETER	SYMBOL	TEST CON	IDITIONS	T_A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch						•			
Analog signal range	V _{COM} , V _{NC}					0		V ₊	V
Peak ON resistance	r .	$0 \le V_{NC} \le V_+$	Switch ON,	25°C	1.65 V		4.2	25	Ω
Teak ON Tesistance	r _{peak}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	1.00 V			30	52
ON-state resistance	r _{on}	$V_{NC} = 2 V$,	Switch ON,	25°C	1.65 V		1.6	3.9	Ω
Or state resistance	on	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full				4.0	32
ON-state resistance	A :-	$V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	4.05.1/		0.04	0.2	0
match between channels	Δr_{on}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	1.65 V			0.2	Ω
		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			2.8		
ON-state resistance flatness	r _{on(flat)}	$V_{NC} = 2 \text{ V}, 0.8 \text{ V},$		25°C	1.65 V		4.1	22	Ω
		$I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	Full				27	
		V _{NC} = 1 V,		25°C		-5		5	
NC OFF leakage current	I _{NC(OFF)}	$V_{COM} = 3 V$, or $V_{NC} = 3 V$, $V_{COM} = 1 V$,	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA
	I _{NC(PWROFF)}	$V_{NC} = 0 \text{ to } 3.6 \text{ V},$	Switch OFF,	25°C	0 V	-2		2	Δ.
		$V_{COM} = 3.6 \text{ V to 0},$	See Figure 14	Full	- V	-10		10	μΑ
	I _{COM(OFF)}	$V_{COM} = 1 V$,		25°C		- 5		5	
COM OFF leakage current		$V_{NC} = 3 V$, or $V_{COM} = 3 V$, $V_{NC} = 1 V$,	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA
	I _{COM(PWROFF)}	$V_{COM} = 0 \text{ to } 3.6 \text{ V},$	Switch OFF,	25°C	0 V	-2		2	μΑ
		$V_{NC} = 3.6 \text{ V to 0},$	See Figure 14	Full	0 0	-10		10	
		$V_{NC} = 1 V$		25°C		-2		2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA
		$V_{COM} = 1 V$,		25°C		-2		2	
COM ON leakage current	I _{COM(ON)}	V _{NC} = Open, or V _{COM} = 3 V, V _{NC} = Open,	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		1.5		5.5	V
Input logic low	V _{IL}			Full		0		0.6	V
Input leakage current	las la	V _I = 5.5 V or 0		25°C	1.95 V	-2	0.3	2	nΔ
input leakage culletit	I _{IH} , I _{IL}	v ₁ = 3.3 v 0i 0		Full	1.33 V	-20		20	nA

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



6.12 Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)


 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85°C (unless otherwise noted))

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic		,			1	1			
		V V	0 25 - 5	25°C	1.8 V	3	9	18	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	1		20	ns
		V V	C 25 nF	25°C	1.8 V	5	10	15.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	4		18.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	1.8 V		2		рС
NC OFF capacitance	C _{NC(OFF)}	V _{NC} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	V _{NC} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	1.8 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 20	25°C	1.8 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz See Figure 22	25°C	1.8 V		0.05 5		%
Supply								'	
Positive supply	I ₊	$V_1 = V_+$ or GND,	Switch ON or OFF	25°C	1.95 V		0.00	0.01	μА
current				Full			μι		

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum




6.13 Typical Characteristics



TEXAS INSTRUMENTS

Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2005–2019, Texas Instruments Incorporated

 $(V_+ = 5 V)$



Typical Characteristics (continued)



7 Parameter Measurement Information




Figure 16. ON-State Resistance (ron)

Copyright © 2005–2019, Texas Instruments Incorporated



Parameter Measurement Information (continued)




Figure 17. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{COM(PWROFF)}$, $I_{NC(PWR(FF))}$)




Figure 18. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})





Figure 19. Capacitance (C_I, $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NC(ON)}$)




Parameter Measurement Information (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 20. Turnon (ton) and Turnoff Time (toff)




Channel ON: NO to COM V_I = V_{IH} or V_{IL}

Network Analyzer Setup

Source Power = 0 dBm
(632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 21. Bandwidth (BW)



Channel OFF: NO to COM
V_I = V₊ or GND

Network Analyzer Setup

Source Power = 0 dBm
(632-mV P-P at 50-Ωload)

DC Bias = 350 mV

Figure 22. OFF Isolation (O_{ISO})



Parameter Measurement Information (continued)






Figure 23. Crosstalk (X_{TALK})



- (1) C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 $\Omega,\,t_r$ < 5 ns, t_f < 5 ns.

Figure 24. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 25. Total Harmonic Distortion (THD)




8 Detailed Description

Overview 8.1

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications. Table 2 shows the descriptions of each parameter specified in the datasheet.

8.2 Functional Block Diagram



8.3 Feature Description

Tolerant control inputs allow 5-V logic levels to be present on the IN pin at any value of V_{CC}. Low ON-resistance allows minimal signal distortion through device.

8.4 Device Functional Modes

Copyright © 2005-2019, Texas Instruments Incorporated

Table 1 shows the functional modes for TS5A23167.

Table 1. Function Table

IN	NC TO COM, COM TO NC
L	ON
Н	OFF



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A23167 dual SPST analog switch is a basic component that could be used in any electrical system design. One example application is a gain selector, which is described in the *Typical Application* section.

9.2 Typical Application




Figure 26. Gain-Control Circuit for OP Amplifier

9.2.1 Design Requirements

By selecting values of R1 and R2, such that $Rx >> r_{on(x)}$, r_{on} of TS5A23167 can be ignored. The gain of op amp can be calculated as follow:

$$Vo / VI = 1 + R|| / R3$$
 (1)

$$R|| = (R1 + r_{on(1)}) || (R2 + r_{on(2)})$$
(2)

9.2.2 Detailed Design Procedure

Place a switch in series with the input of the op amp. Because the op amp input impedance is very large, a switch on $r_{on(1)}$ is irrelevant.



Typical Application (continued)

9.2.3 Application Curve




Figure 27. Power-Supply Current vs Temperature ($V_{+} = 5 \text{ V}$)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μF or 0.022- μF capacitor is recommended for each V_{CC} because the VCC pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μF and 1- μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 28 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 28. Trace Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Table 2. Parameter Description

DESCRIPTION
Voltage at COM
Voltage at NC
Resistance between COM and NC ports when the channel is ON
Peak on-state resistance over a specified voltage range
Difference of ron between channels in a specific device
Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
Leakage current measured at the NC port during the power-down condition, $V_{+} = 0$
Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the OFF state under worst-case input and output conditions
Leakage current measured at the COM port during the power-down condition, V ₊ = 0
Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the ON state and the output (NC) open
Minimum input voltage for logic high for the control input (IN)
Maximum input voltage for logic low for the control input (IN)
Voltage at the control input (IN)
Leakage current measured at the control input (IN)
Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning ON.
Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning OFF.
Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
Capacitance at the NC port when the corresponding channel (NC to COM) is ON
Capacitance at the COM port when the corresponding channel (COM to NC) is ON
Capacitance of control input (IN)
OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root
mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.



12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(3)	(4)	(5)		(0)
TS5A23167DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)
TS5A23167DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)
TS5A23167DCURG4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR
TS5A23167DCURG4.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR
TS5A23167YZPR	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N
TS5A23167YZPR.B	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23167DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1



www.ti.com 28-Mar-2024



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated