


www.ti.com

## LVDS SERDES RECEIVER

#### **FEATURES**

- 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput
- Suited for Point-to-Point Subsystem Communication With Very Low EMI
- 3 Data Channels and Clock Low-Voltage Differential Channels in and 21 Data and Clock Low-Voltage TTL Channels Out
- Operates From a Single 3.3-V Supply and 250 mW (Typ)
- 5-V Tolerant SHTDN Input
- Rising Clock Edge Triggered Outputs
- Bus Pins Tolerate 4-kV HBM ESD
- Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch
- Consumes <1 mW When Disabled</li>
- Wide Phase-Lock Input Frequency Range 20 MHz to 68 MHz
- No External Components Required for PLL
- Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Industrial Temperature Qualified T<sub>A</sub> = −40°C to 85°C
- Replacement for the DS90CR216



#### **DESCRIPTION**

The SN65LVDS96 LVDS serdes (serializer/deserializer) receiver contains three serial-in 7-bit parallel-out shift registers, a  $7\times$  clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN65LVDS95, over four balanced-pair conductors and expansion to 21 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times the LVDS input clock (CLKIN). The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN65LVDS96 presents valid data on the rising edge of the output clock (CLKOUT).

The SN65LVDS96 requires only four line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS96 is characterized for operation over ambient air temperatures of -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **FUNCTIONAL BLOCK DIAGRAM**









Figure 1. Typical 'LVDS96 Load and Shift Sequences

## **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**





#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>		−0.5 V to 4 V
	Voltage range at any termina	Il (except SHTDN)	-0.5 V to V <sub>CC</sub> + 0.5 V
	Voltage range at SHTDN terr	minal	-0.5 V to 5.5 V
		Bus pins (Class 3A)	4 KV
	Electrostatic discharge (3)	Bus pins (Class 2B)	200 V
		All pins (Class 3A)	3 KV
		All pins (Class 2B)	200 V
	Continuous total power dissip	pation	See Dissipation Rating Table
T <sub>A</sub>	Operating free-air temperature	re range	−40°C to 85°C
$T_{stg}$	Storage temperature range		−65°C to 150°C
	Lead temperature 1,6 mm (1	/16 inch) from case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE POWER RATING		DERATING FACTOR <sup>(1)</sup>	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
		ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DGG	1316 mW	13.1 mW/°C	724 mW	526 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## **RECOMMENDED OPERATING CONDITIONS**

			М	NON	MAX	UNIT
$V_{CC}$	Supply voltage			3 3.3	3 3.6	V
$V_{IH}$	High-level input voltage	SHTDN		2		V
$V_{IL}$	Low-level input voltage	SHTDN			0.8	V
V <sub>ID</sub>	Magnitude of differential input voltage	)	C	.1	0.6	V
V <sub>IC</sub>	Common-mode input voltage		$\frac{\left V_{ I }}{2}\right $		$2.4 \times \frac{ V_{ID} }{2}$	V
T <sub>A</sub>	Operating free-air temperature		_	10	V <sub>CC</sub> -0.8	°C

#### **TIMING REQUIREMENTS**

	PARAMETERS	MIN	NOM	MAX	UNIT
t <sub>c</sub> <sup>(1)</sup>	Input clock period	14.7	t <sub>c</sub>	50	ns

<sup>(1)</sup>  $t_c$  is defined as the mean duration of a minimum of 32,000 clock periods.

<sup>(2)</sup> All voltage values are with respect to the GND terminals unless otherwise noted.

<sup>(3)</sup> This rating is measured using MIL-STD-883C Method, 3015.7.



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going differential Input voltage threshold				100	mV
V <sub>IT-</sub>	Negative-going differential Input voltage threshold (2)		-100			mV
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OH</sub> = 4 mA			0.4	V
		Disabled, all inputs open			280	μΑ
I <sub>CC</sub>	Quiescent current (average)	Enabled, AnP at 1 V and AnM at 1.4 V, $t_c$ = 15.38 ns	60 82		82	_
		Enabled, $C_L = 8$ pF, Worst-case pattern (see Figure 4), $t_c = 15.38$ ns	94			mA
I <sub>IH</sub>	High-level input current (SHTDN)	$V_{IH} = V_{CC}$			±20	μΑ
I <sub>IL</sub>	Low-level input current (SHTDN)	V <sub>IL</sub> = 0 V			±20	μΑ
I <sub>IN</sub>	Input current (A inputs)	0 V ≤ V <sub>I</sub> ≤ 2.4 V			±20	μΑ
$I_{OZ}$	High-impedance output current	$V_O = 0 V \text{ to } V_{CC}$			±10	μΑ

#### **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
t <sub>su</sub>	Data setup time, D0 through D20 to CLKOUT↑	C <sub>1</sub> = 8 pF, See Figure 5			6		no
t <sub>h</sub>	Data hold time, CLKOUT↑ to D0 through D20	C <sub>L</sub> = 6 pr, See rigure 5		4	6		ns
	Receiver input skew margin <sup>(1)</sup>	$t_c = 15.38 \text{ ns } (\pm 0.2\%),$	$T_A = 0$ °C to 85°C	490	800		ps
t <sub>RSKM</sub>	(see Figure 7)	Input clock jitter  <50 ps <sup>(2)</sup>	$T_A = -40^{\circ}C$ to $0^{\circ}C$	350			ps
t <sub>d</sub>	Delay time, input clock to output clock (see Figure 7)	$t_{\rm c}$ = 15.38 ns (±0.2%)		3.7		ns	
A+	Change in output clock period from	$t_{\text{C}}$ = 15.38 + 0.75 sin (2 $\pi$ 500E3t) ±0.05 ns, See Figure 7			±80		20
$\Delta t_{C(O)}$	cycle to cycle (3)	$t_c = 15.38 + 0.75 \sin (2\pi 3E6)$ See Figure 7		±300		ps	
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 8			1		ms
t <sub>dis</sub>	Disable time, SHTDN to Off state	See Figure 9	_		400		ns
t <sub>t</sub>	Output transition time (10% to 90% $t_r$ or $t_f$ )	C <sub>L</sub> = 8 pF			3		ns
t <sub>w</sub>	Output clock pulse duration				0.43 t <sub>c</sub>		ns

<sup>(1)</sup> t<sub>RSKM</sub> is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from  $\frac{\text{tc}}{14}$  [Input clock litter] is the magnitude of the control of the contr

<sup>(1)</sup> All typical values are  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

<sup>|</sup>Input clock jitter| is the magnitude of the change in the input clock period.

<sup>(3)</sup>  $\Delta t_{C(O)}$  is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.



## PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Definitions





Figure 3. Maximum  $V_{\text{IC}}$  vs  $V_{\text{ID}}$  and  $V_{\text{CC}}$ 



(1) The worst-case test pattern produces nearly the maximum switching frequency for all of the LV-TTL outputs.

Figure 4. Worst-Case<sup>(1)</sup> Test Pattern



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 5. Setup and Hold-Time Measurements



# PARAMETER MEASUREMENT INFORMATION (continued)



- NOTES: A. CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs.
  - B. The advance or delay is then reduced until there are no data errors observed.
  - C. The magnitude of the advance or delay from step 2 is t<sub>RSKM</sub>.




Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and t<sub>d</sub> Definitions



## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Output Clock Jitter Test Setup







Figure 9. Disable Time Waveforms



## **TYPICAL CHARACTERISTICS**

WORST-CASE SUPPLY CURRENT





#### **APPLICATION INFORMATION**

#### **16-BIT BUS EXTENSION**

In a 16-bit bus application (Figure 11), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.




Figure 11. 16-Bit Bus Extension

#### **16-BIT BUS EXTENSION WITH PARITY**

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 12. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.



#### **APPLICATION INFORMATION (continued)**




Figure 12. 16-Bit Bus Extension With Parity

#### LOW COST VIRTUAL BACKPLANE TRANSCEIVER

Figure 13 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 13, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.




Figure 13. Virtual Backplane Transceiver

www.ti.com 14-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN65LVDS96DGG	Active	Production	TSSOP (DGG)   48	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-	SN65LVDS96
SN65LVDS96DGG.B	Active	Production	TSSOP (DGG)   48	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LVDS96
SN65LVDS96DGGG4	Active	Production	TSSOP (DGG)   48	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	See SN65LVDS96DGG	SN65LVDS96
SN65LVDS96DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LVDS96
SN65LVDS96DGGR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LVDS96
SN65LVDS96DGGR1G4	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LVDS96
SN65LVDS96DGGR1G4.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LVDS96

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Jul-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS96DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 23-May-2025




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	SN65LVDS96DGGR	TSSOP	DGG	48	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LVDS96DGG	DGG	TSSOP	48	40	530	11.89	3600	4.9
SN65LVDS96DGG.B	DGG	TSSOP	48	40	530	11.89	3600	4.9
SN65LVDS96DGGG4	DGG	TSSOP	48	40	530	11.89	3600	4.9



SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated